TDK Semiconductor Corporation 78Q2132 Datasheet
78Q2132
1/10BASE-T
HomePNA/Ethernet Transceiver
Advanced Information
Target Specification
August 2000
DESCRIPTION
The 78Q2132 is a 1/10 Ethernet transceiver. This
dual speed transceiver interfaces to a 1Mbps Home
LAN and a 10BASE-T network. The Home LAN
interface is fully Home Phoneline Networking Alliance
(HomePNA) compliant extending Ethernet over
POTS. The HomePNA interface includes the pulse
encoder and decoder plus transmit and receive line
interface filters. Only a telco transformer and external
protection devices are required to complete the
interface. The 78Q2132 also integrates MII and
General Purpose Serial Interface (GPSI) MAC
interfaces. The 10BASE-T Ethernet channel includes
Manchester ENDEC and transmitter with an on-chip
pulse-shaper and a low-power line driver. The
10BASE-T transceiver interfaces to Category-3
unshielded twisted pair (Cat-3 UTP) cabling. The
HomePNA port is connected to the line via a
HomePNA compatible 1:1 transformer having a
series capacitor in the line side and the Ethernet port
is connected to the line via 1:1 (Rx) and 1.414:1 (Tx)
isolation transformers. No external filtering is
required. Communication to the MAC is accomplished
through an IEEE-802.3 compliant media independent
interface (MII) or GPSI. The product is designed for
high performance and low power operation, and can
operate from a single 3.3 V or 5 V supply.
FEATURES
• 1M8 Home LAN interface over POTS
• HomePNA 1.1 compliant
• Integrated HomePNA interface and line filters
• Simultaneous Spectral Compatibility with
Voice, Fax, ISDN, xDSL, Cable Modem with
HomePNA
• 10BASE-T IEEE-802.3 compliant TX and RX
functions requiring only a dual isolation
transformer interface to the line
• Integrated MII, GPSI and 10BASE-T ENDEC
• Full duplex operation capable in 10BASE-T
• Automatic polarity correction for 10BASE-T
signal reception
• Power-saving and power-down modes
including transmitter disable
• Operates with a single 3.3V or 5V supply
• LINK, TX, RX, COL, 10, 1, FDX/SPD, PWR
LED indicators
• User programmable Interrupt pin
• General Purpose I/O Interface
• 80-Lead or 64-Lead TQFP package
TYPICAL APPLICATION DIAGRAM
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
FUNCTIONAL DESCRIPTION
GENERAL
Supply Voltage
The 78Q2132 can operate from either a single 3.3V
(± 0.3V) or 5.0V (± 0.5V) power supply. The chip
automatically adapts to the supply voltage used. No
pin configuration is required.
Power Management
Chip power-down is activated by setting the PWRDN
bit in the MII register (MR0.11) or pulling high the
PWRDN pin. When the chip is in power-down
mode, all on-chip circuitry is shut off, and the device
consumes minimum power. While in power-down
state, the 78Q2132 still responds to the
management transactions.
Analog Biasing
The 78Q2132 uses the onchip bandgap and an
external resistor to generate accurate bias voltages
and currents for the circuitry.
Clock Input
The 78Q2132 can use the on-chip crystal oscillator. In
this mode a 25MHz crystal is connected between the
XTAL_IN and XTAL_OUT pins. Alternatively, an
externally generated 25MHz clock can be connected
to the XTAL_IN pin. In conjunction with the oscillator
the device uses a PLLOSC to generate 60MHz which
is divided down by 3 to create 20MHz. It is further
divided for use by various functions on the chip. The
HomePNA section uses the time unit, TIC defined as
60MHz/7 (approx. 116.6ns).
HOMEPNA OPERATION
HomePNA Transmit
The 78Q2132 contains all of the necessary pulse
waveform circuitry to convert the transmit signaling
from a MAC to a HomePNA compliant data-stream.
The conversion is from either a 4bit parallel data
word via the MII interface or the serial data-stream
from GPSI interface to a serial data stream to a
RLL25 encoded set of 3 to 6bits. The value created,
between 0 and 24, is used to modulate the time, in
TIC increments, between pulse bursts. The pulse
bursts are filtered to bandlimit the signal passed to
the line driver, and to the line for transmission. The
integrated envelop-shaper reduces out-of-band
energy to reduce interference. The line driver
requires an external 1:1 isolation transformer to
interface with the line media. Only an external
transient protector and a couple of EMI suppression
inductors are required with the transformer. Note
the transformer requires a coupling capacitor on the
line side.
The 78Q2132 conforms to the required envelope for
transmission bursts on the line. See Figure 6 for the
detail of a single pulse burst signal.
The output is fed to a bandpass filter to reduce out-ofband components. When not transmitting the transmit
circuitry is put into a mode that rejects common-mode
signals appearing at the receiver input.
HomePNA Receive
The 78Q2132 receives the encoded digital signal
through the same 1:1 transformer used for
transmission. The signal is internally filtered and
compared to an adjusted noise threshold prior to
being decoded. From the resulting signal and
internal time reference a value is assigned to the
time interval. The value is RLL25 decoded and the
bit-stream is presented to the serial to parallel
converter. The parallel data from the converter is
then aligned and mapped as a 4 bit data for the MII
as outlined in Table 24-1 in Clause 24 of IEEE-802.3
or sent to the serial GSPI interface.
The receive channel consists of a prefilter,
AGC/main filter, FWR, LPF and comparator with
adjustable level. Following the prefilter is a 2-level
AGC that compresses the dynamic range
requirements of the signal prior to going through the
main HomePNA receive filter.
Natural Loopback
When the 78Q2132 is transmitting on the twisted
pair media, data on the TXD pins is looped back
onto the RXD pins. The natural loopback function
can be disabled through register bit MR16.10.
REFERENCE PACKET FRAMING AND
SEQUENCE
The frame passed between the MAC and 1M8 PHY
on TX-DATA and RX-DATA conforms to the 802.3
Ethernet MAC frame. When a pulse begins
transmission, the previous Symbol interval ends and
a new one immediately begins.
The Run Length Limit (RLL25) code was developed
for the 1M8 PHY. It produces both the highest bit
rate for a given value of Inter Symbol Blanking
Interval (ISBI) and Time Interval Clock (TIC) size. In
a manner similar to run length limited disk coding,
RLL25 encodes data bits in groups of varying sizes,
2
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
specifically, 3,4,5 and 6 bits. Pulse positions are
assigned to the encoded bit groups in a manner that
causes more data bits to be encoded in positions
that are farther apart. This keeps both the average
and minimum bit rates higher.
HomePNA 1.1 Compatibility
MR19.11 will reflect the version of HomePNA to be
utilized to set the Link Status bit MR1.2. When
MR19.11 is a logic zero, the device will behave as a
HomePNA v1.0 compliant PHY. This will result in
the Link Status bit MR1.2 always being logic one. If
MR19.11 is set to logic one, the device will behave
as a HomePNA 1.1 compliant PHY.
To enable link integrity checking as specified by
HomePNA v1.1, the PHY continually checks for
packet reception. Upon a lapse of packets greater
than 4seconds, the link status bit, MR1.2, is cleared.
Also, for HomePNA v1.1 compatibility, the PHY can
be commanded to place a RUNT or MINIMUM
packet out at any time. These packets, along with
normal packets, indicate to other transceivers that
the link is up when sent at least every 2seconds.
10BASE-T OPERATION
10BASE-T Transmit
The 78Q2132 takes 4 bit parallel NRZ data via the
MII interface and passes it through a parallel to
serial converter. The data is then passed through a
Manchester encoder and then on to the twisted pair
pulse shaping circuitry and the twisted pair drive
circuitry. An advanced pulse shaper employs a GmC filter to pre-distort the output waveform to meet the
output voltage template and spectral content
requirements detailed in Clause 14 of IEEE-802.3.
Interface to the twisted pair media is through a
center-tapped 1.414:1 transformer with 100 ohm
load resistors; no external filtering is required.
During 10BASE-T idle periods, normal link pulses
(NLP) are transmitted. During auto-negotiation of
half or full duplex, fast link pulses (FLP) are
transmitted. When neither data nor link pulses are
being transmitted, the bias current to the transmitter
is cut to 1% of normal. This reduces the power
consumption during idle periods.
The 78Q2132 employs an onboard timer to prevent
the MAC from capturing a network through
excessively long transmissions. When this timer is
exceeded the chip enters the Jabber State, and
transmission is disabled. The jabber state is exited
after the MII goes idle for 500ms ± 250ms.
10BASE-T Receive
The 78Q2132 receives Manchester encoded
10BASE-T data through the twisted pair inputs and
re-establishes logic levels through a slicer with a
smart squelch function. The slicer automatically
adjusts its level after valid data with the appropriate
levels are detected. Data is passed on to the
10BASE-T PLL where the clock is recovered, data is
re-timed and passed through a Manchester decoder.
From here data enters the serial to parallel converter
for transmission to the MAC via the media
independent interface. Interface to the twisted pair
media is through an external 100 ohm resistor and a
1:1 center-tapped transformer; no external filtering is
required. Polarity information is detected and
corrected in the internal circuitry.
Receive Signal
The integrated signal qualifier has separate squelch and
un-squelch thresholds, and includes a built-in timer to
ensure fast and accurate signal detection and receive
noise rejection. Upon detection of two or more valid
10BASE-T pulses on the line receive port, the pass
indication, indicating the presence of valid receive signals
or data, will be asserted. When pass is asserted, the
signal detect threshold is lowered by about 60%, and all
adaptive circuits are released from their quiescent
operating conditions, allowing them to lock onto the
incoming data. In 10BASE-T operation, pass will be deasserted whenever no Manchester data is received. In
either case, the signal detect threshold will return to the
squelched level whenever the pass indication is deasserted. The pass signal is used internally to control the
operation of the receive clock recovery.
Receive Clock Recovery
In 10BASE-T mode, the 10MHz clock is recovered
using a PLL. For fast acquisition, the receive PLL is
locked onto the transmit reference clock during idle
receive periods. When Manchester-coded preambles
are detected, the PLL adjusts its phase and resynchronizes with the incoming Manchester data.
Polarity Correction
The 78Q2132 is capable of either automatic or
manual polarity reversal for 10BASE-T and autonegotiation. Register bits MR16.5 and MR16.4
control these features. The default is automatic
mode where MR16.5 is low and MR16.4 indicates if
the detection circuitry has inverted the input signal.
To enter manual mode, MR16.5 is set high and
MR16.4 will then control the signal polarity.
3
78Q2132
µ
1/10BASE-TX
HomePNA/Ethernet Transceiver
SQE Test
The 78Q2132 supports the signal quality error (SQE)
function detailed in IEEE-802.3. At an interval of 1
s after each negative transition of the TXEN pin in
10BASE-T mode, the COL pin will go high for a
period of 1µs. This function can be disabled through
register bit MR16.11.
Natural Loopback
When the 78Q2132 is transmitting and not receiving
on the twisted pair media, data on the TXD pins is
looped back onto the RXD pins. During a collision,
signal from the analog receive pins is decoded and
sent to the digital RXD pins, as normal. The natural
loopback function can be enabled through register
bit MR16.10.
Auto-Negotiation
The 78Q2132 supports the auto-negotiation function
of Clause 28 of IEEE-802.3 for 10BASE-T half and
full duplex technologies. This function can be
enabled via a pin strap to the device or through
registers. If the ANEGA pin is tied high, the autonegotiation function defaults to on and bit MR0.12,
ANEGEN, is high after reset. Software can disable
the auto-negotiation function by writing to bit
MR0.12. If the ANEGA pin is tied low the function
defaults to off and bit MR0.12 is set low after reset
and cannot be written.
The contents of MII Register MR4 are sent to the link
partner during auto-negotiation encoded in FLPs.
Technology ability bits MR4.9: 7 are not supported
and are permanently tied low. Bits MR4.6:5 reflect
the state of the TECH[2:0] pins.
After reset, software can disable the bits but they
cannot be enabled unless it’s corresponding
technology is permitted by the TECH pins.
With auto-negotiation enabled the 78Q2132 will start
sending FLPs at power-up, loss of link or a
command to restart, if the HomePNA mode is not
selected. At the same time it will look for either
10BASE-T idle or FLPs from its link partner. If
10BASE-T idle pattern is detected, the 78Q2132
realizes that its link partner is not capable of autonegotiation, falls into parallel detect mode and
configures itself to half-duplex mode. If FLPs are
detected, it decodes and analyzes the link code
word (LCW) transmitted by the link partner. When
three identical LCWs are received (ignoring the
acknowledge bit) the LCW is stored in register 5.
Upon receiving three more identical LCWs, with the
acknowledge bit set, the 78Q2132 configures itself
to either full duplex or half duplex, which ever is
common to the two link partners with Full Duplex
taking priority.
Once auto-negotiation is complete, register bit
MR18.10 will reflect the duplex mode that was
chosen. If HomePNA mode is selected, autonegotiation is disabled and this bit has no meaning.
If auto-negotiation fails to establish a link for any
reason, register bit MR18.12 will reflect this and
auto-negotiation will restart from the beginning.
Writing a one to bit MR0.9, RANEG, will also cause
auto-negotiation to restart.
MEDIA INDEPENDENT INTERFACE
MII Transmit and Receive Operation
The MII interface on the 78Q2132 provides
independent transmit and receive paths for the
1Mb/s HomePNA interface and the 10Mb/s 10BASET data rate as described in Clause 22 of the IEEE-
802.3 standard.
The transmit clock, TX_CLK, provides the timing
reference for the transfer of TX_EN, and TXD[3:0],
signals from the MAC to the 78Q2132. TXD[3:0] is
captured on the rising edge of TX_CLK when
TX_EN is asserted.
The receive clock, RX_CLK, provides the timing
reference to transfer RX_DV, and RXD[3:0], signals
from the 78Q2132 to the MAC. RX_DV transitions
synchronously with respect to RX_CLK and is
asserted when the 78Q2132 is presenting valid data
on RXD[3:0].
General Purpose Serial Interface
The seven signals which comprise the GPSI are
TX_CLK, TX_EN, TX_DATA, RX_CLK, RX_DATA,
CRS, and CLSN. Of these, only TX_EN and
TX_DATA are inputs to the 2132; the other five are
outputs from the 2132.
The transmit clock, TX_CLK, provides the timing
reference for the transfer of TX_EN and TX_DATA
signals from the MAC to the 2132. TX_DATA is
captured on the rising edge of TX_CLK when
TX_EN is asserted.
The receive clock, RX_CLK, provides the timing
reference to transfer the RX_DATA signal from the
2132 to the MAC. RX_DATA transitions
synchronously on the rising edge of RX_CLK.
4
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
Carrier Sense, CRS, is asserted high whenever a
non-idle condition exists on either the receiver or the
transmitter. Typically, GPSI MACs will ignore CRS
during transmit modes.
The Collision signal, CLSN, indicates a collision has
been detected by the 2132 on the wiring network.
MII/GPSI Selection
The MII on the 78Q2132 is internally connected to
the transmit and receive paths for either the 1M8
HomePNA or the 10BASE-T interface as described
in Clause 22 of the IEEE 802.3 standard. The
MII_EN pin selects the choice of interface or MII
Enable bit MR16.1. If the HomePNA port is enabled
the MII_EN pin or MII_Enable bit can select either
the MII or GPSI Interface. If the device is in
10BASE-T operation both the MII_EN pin and MII
Enable bit will have no effect on the selection
between MII and GPSI.
Station Management Interface
The station management interface consists of
circuitry which implements the serial protocol as
described in Clause 22.2.4.4 of IEEE-802.3. A 16-bit
shift register receives serial data applied to the
MDIO pin at the rising edge of the MDC clock signal.
Once the preamble is received, the station
management control logic looks for the start-offrame sequence and a read or write op-code,
followed by the PHYAD and REGAD fields. For a
read operation, the MDIO port becomes enabled as
an output and the register data is loaded into a shift
register for transmission. The 78Q2132 can work
with a one-bit preamble rather than the 32 bits
prescribed by IEEE-802.3. This allows for faster
programming of the registers. If a register does not
exist at an address indicated by the REGAD field or
if the PHYAD field does not match the 78Q2132
PHYAD indicated by the PHYAD pins, a read of the
MDIO port will return all ones. For a write operation,
the data is shifted in and loaded into the appropriate
register after the sixteenth data bit has been
received. Writes to registers not supported by the
78Q2132 are ignored.
When the PHYAD field is all zeros, the Station
Management Entity (STA) is requesting a broadcast
data transaction. All PHYs sharing the same
Management Interface must respond to this
broadcast request. The 78Q2132 responds to the
broadcast data transaction.
ADDITIONAL FEATURES
LED Indicators
There are eight LED pins that can be used to
indicate various states of operation of the 2132.
There are LED pins that indicate when the 2132 is
either transmitting LEDTX or receiving LEDRX, one
that signals a collision event LEDCOL, two more that
reflect the data rate LED1 and LED10. LFD_SPD
reflects full duplex mode of operation when in 802.3
mode and transmit speed when in HomePNA mode.
LEDL indicates the link is up in either mode. The
LEDPWR pin indicates the power level of the
HomePNA port.
General Purpose I/O Interface
The 78Q2132 has a two pin, bi-directional, general
purpose interface that can be used for external
control or to monitor external signals. The direction
of these pins and the data that is either driven or
read from these pins is configured via bits MR16.9:6
as detailed in the Vendor Specific Register
description in MR16.
Interrupt Pin
The 78Q2132 has an Interrupt pin (INTR) that is
asserted whenever any of the Twenty Four interrupt
bits of MR17.7:0 for 10BASE-T and P1R3 15:0 for
HomePNA are set. These interrupt bits can be
disabled via MR17.15:8 and MR19.12 Interrupt
Enable bits. The Interrupt Level bit, MR16.14,
controls the active level of the INTR pin. When the
INTR pin is not asserted, the pin is held in a high
impedance state.
5
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
PIN DESCRIPTION
LEGEND
TYPE DESCRIPTION TYPE DESCRIPTION
A Analog Pin I Digital Input
O Digital Output I/O Digital Bi-directional Pin
S Supply OZ Tri-stateable digital output
MII (MEDIA INDEPENDENT INTERFACE)/ GPSI (GENERAL PURPOSE SERIAL INTERFACE)
PIN 80-PIN 64-PIN TYPE DESCRIPTION
TX_CLK
(GPSI & MII)
TX_EN
(GPSI & MII)
TXD[3:0]
(TXD[0] = TXDAT
in GPSI mode)
TX_ER 32 26 I RESERVED
CRS
(GPSI & MII)
COL
(CLSN in GPSI
mode)
RX_CLK
(GPSI & MII)
RX_DV 29 23 OZ
RXD[3:0]
(RXD[0] = RXDAT
in GPSI mode)
RX_ER 31 25 OZ RESERVED
33 27 OZ TRANSMIT CLOCK: TX_CLK is a continuous clock which
provides a timing reference for the TX_EN, TX_ER and TXD[3:0]
signals from the MAC. The clock frequency is 2.5MHz in 10baseT
mode and bursty in HomeLAN mode. When the GPSI port is
selected, this is the transmit clock for the General Purpose Serial
Interface. This pin is tri-stated in isolate mode.
34 28 I
40-37 32-29 I TRANSMIT DATA : When the MII port is selected via the MII_EN
42 34 OZ
41 33 OZ
30 24 OZ RECEIVE CLOCK: RX_CLK is a continuous clock which
23-26 19-22 OZ
TRANSMIT ENABLE : TX_EN is asserted by the MAC to indicate
that valid data for transmission is present on the TXD[3:0] pins.
This pin is shared for both the GPSI interface and the MII interface.
select pin, TXD[3:0] receives data from the MAC for transmission on
a nibble basis. This data is captured on the rising edge of TX_CLK
when TX_EN is high. When the GPSI port is selected, TXD[0] is
used for the serial transmit data, TXDAT.
CARRIER SENSE: CRS is high whenever a non-idle condition
exists on either the transmitter or the receiver. When the GPSI port
is selected, this pin becomes the CRS pin of the GPSI. This pin is
tri-stated in isolate mode.
COLLISION: : When the MII port is selected via the GPSI/MII select
pin, COL is asserted high when a collision has been detected on the
media. In 802.3 mode COL is also used for the SQE test function.
When the GPSI port is selected, this pin becomes the CLSN pin of
the GPSI. This pin is tri-stated in isolate mode.
provides a timing reference to the MAC for the RX_DV, RX_ER
and RXD[3:0] signals. When the GPSI port is selected, this pin
becomes the RX_CLK pin of the GPSI. The clock frequency is
2.5MHz in 10baseT mode and bursty in HomeLAN mode. This
pin is tri-stated in isolate mode.
RECEIVE DATA VALID: RX_DV is asserted high to indicate that
valid data is present on the RXD[3:0] pins. It transitions high
when the start-of-frame delimiter (SFD) is detected. This pin is
tri-stated in isolate mode.
RECEIVE DATA: When the MII port is selected via the MII_EN
select pin, received data is provided to the MAC via RXD[3:0].
When the GPSI port is selected, RXD[0] is used for the serial
received data, RXDAT. This pin is tri-stated in isolate mode.
6
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
MII (continued)
PIN 80-PIN 64-PIN TYPE DESCRIPTION
MDC 22 18 I MANAGEMENT DATA CLOCK: MDC is the clock used for
transferring data via the MDIO pin.
MDIO 21 17 I/O MANAGEMENT DATA INPUT/OUTPUT: MDIO is a bi-
directional port used to access management registers within the
78Q2132. This pin requires an external pull-up resistor as
specified in IEEE-802.3.
PHYAD[4:0] 14-18 12-16 I PHY ADDRESS: Allows 31 configurable PHY addresses. The
78Q2132 always responds to data transactions via the MII
interface when the PHYAD bits are all zero independent of the
logic levels of the PHYAD pins.
CONTROL AND STATUS
NAME 80-PIN 64-PIN TYPE DESCRIPTION
RST 6 4 I
PWRDN 7 5 I
ISO 57 N/A I
ISODEF 58 N/A I ISOLATE DEFAULT: This pin determines the power-up/reset
ANEGA 66 54 I
RESET: When pulled low the pin resets the chip. There are 3
other ways to reset the chip:
i) through the internal power-on-reset (activated when
the chip is being powered up)
ii) through the MII register bit MR 0.15
iii) upon exiting power-down mode
Refer to the Reset Modes section for more details.
POWER-DOWN: The 2132 may be placed in a low power
consumption state by setting this signal to logic high. While in
power-down state, the 2132 still responds to management
transactions. The same power-down state can also be achieved
through the PWRDN bit in the MII register MR0.11.
ISOLATE: When set to logic one, the 2132 will present a high
impedance on its MII output pins. This allows for multiple PHYs to be
attached to the same MII interface. When the 2132 is isolated, it still
responds to management transactions. The same high impedance
state can also be achieved through the ISO bit in the MII register
MR0.10. This pin also sets the default of the ISO bit.
default of the ISO bit, MR0.10. If it is connected to VDD, ISO
bit will have a default value of 1. If it is connected to GND, ISO
bit will have a default value of 0.
AUTO-NEGOTIATION ABILITY: Strapped to logic high to allow
auto-negotiation function. When strapped to logic low, autonegotiation logic is disabled and manual technology selection
is done through TECH[2:0]. This pin is reflected as ANEGA bit
MR1.3.
7
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
CONTROL AND STATUS (continued)
NAME 80-PIN 64-PIN TYPE DESCRIPTION
TECH[2:0] 63-65 51-53 I TECHNOLOGY ABILITY/SELECT: TECH[2:0] sets the
technology ability of the chip which is reflected in MR0.13,8,
MR1.14:11 and MR4.12:5.
Mode Function
000 10BaseT, half-duplex, full-duplex
001 10BaseT, half-duplex
010 Reserved
011 10BaseT, half-duplex
100 HomePNA
101 10BaseT, full-duplex
110 Reserved
111 10BaseT, half-duplex, full-duplex, HomePNA
MII_EN 74 60 I
MII ENABLE: When this pin is high, the MII port mode is
selected. When low, its meaning is dependent on the mode of
the chip as shown below:
Mode Function
Hi Lo
HomePNA MII GPSI
10BT MII MII
MDI (Media Dependent Interface )
NAME 80-PIN 64-PIN TYPE DESCRIPTION
802OP, 802ON 3, 5 1, 3 A TRANSMIT OUTPUT POSITIVE/NEGATIVE: Transmitter
outputs for 803.2.
802IP, 802IN 62, 61 50, 49 A RECEIVE INPUT POSITIVE/NEGATIVE: Receiver inputs for
802.3.
NAME 80-PIN 64-PIN TYPE DESCRIPTION
HLIP, HLIN 68, 67 56, 55 A RECEIVE POSITIVE/NEGATIVE: Receiver inputs for
HomePNA
HLOP, HLON 78, 80 62, 64 A TRANSMIT POSITIVE/NEGATIVE: Transmitter outputs for
HomePNA.
8
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
LED INDICATORS
The LED pins use standard logic drivers. They output a logic low when the LED is meant to be on and a logic high
when it is meant to be off. The LED should be connected in series with a resistor between the output pin and the
power supply.
NAME 80-PIN 64-PIN TYPE DESCRIPTION
LEDL
LEDTX 50 42 O
LEDRX 49 41 O
LEDCOL 48 40 O
LEDPWR 47 39 O LED POWER: ON to indicate high power mode when in
LED!) 54 44 O LED 10BASE-T: ON for 10BASE-T connection and OFF for
LFD_SPD 55 45 O LED FULL DUPLEX/SPEED: When HPNAEN=0 this turns ON
LED! 56 46 O LED HOMEPNA: ON when HPNAEN=1
53 43 O LED LINK: ON for link up.
LED TRANSMIT: ON when there is a transmission (normally
OFF). This LED works for both 10BASE-T and HomePNA.
LED RECEIVE: ON when there is a reception (normally OFF).
This LED works for both 10BASE-T and HomePNA.
LED COLLISION: In half duplex or HomePNA mode, this is a
collision indicator and turns-ON when a collision occurs. In full
duplex mode, this LED is held OFF.
HomePNA mode.
other connections. LED!) is OFF during auto-negotiation.
when in full duplex mode and OFF when in half duplex mode.
When HPNAEN=1 it turns ON to indicate high speed mode.
OSCILLATOR/CLOCK
NAME 80-PIN 64-PIN TYPE DESCRIPTION
XTLI 9 7 A/I
XTLO 10 8 A CRYSTAL OUTPUT PIN: Should be connected to a 25 MHz
CRYSTAL INPUT: Should be connected to a 25 MHz crystal.
Otherwise, it doubles as the clock input pin and connects to a
25 MHz clock source.
crystal. When the clock comes from an external clock module, it
is not used.
9
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
MISCELLANEOUS PINS
NAME 80-PIN 64-PIN TYPE DESCRIPTION
GPIO0 19 N/A I/O GENERAL PURPOSE I/O PIN: This is an I/O pin that is
configurable as an input or an output via management interface.
A value of one in bit MR16.6 configures GPIO0 as an input, and
a zero configures it as an output. The logic level of the GPIO0
pin is reflected in MR16.7. This pin has a weak internal pulldown to prevent it from floating when configured as an input (it
is configured as an input by default).
GPIO1 20 N/A I/O
INTR 43 35 OZ INTERRUPT PIN: This pin is used to signal an interrupt to the
GENERAL PURPOSE I/O PIN: This is an I/O pin, which is
configurable as an input or an output via the management
interface. A value of one in bit MR16.8 configures GPIO1 as an
input, and a zero configures it as an output. The logic level of
the GPIO1 pin is reflected in MR16.9. This pin has a weak
internal pull-down to prevent it from floating when configured as
an input (it is configured as an input by default).
media access controller. The pin is held in the high impedance
state when an interrupt is not indicated. The pin will be forced
high or low to signal an interrupt depending upon the value of
the INTR_LEVEL bit (MR16.14). The events that trigger an
interrupt can be programmed via the Interrupt Control Register
located at address MR17 and P1R3 for HomeLAN.
POWER SUPPLY
NAME 80-PIN 64-PIN TYPE DESCRIPTION
V
CC
GND 4,11,
REFERENCE PIN
RIBB 70 58 A
RIBB_RET 69 57 A BIAS CURRENT SETTING RESISTOR RETURN PIN: To be
VBG 71 59 A V BANDGAP BYPASS: Pin for tying bypass cap ~ 0.1uF.
8,13,
27,36,
45,51,
60, 79
12,28,
35,44,
46,52,
59,77
6,11,
37,48,
63
2,9,10,
36,38,
47,61
S
SUPPLY VOLTAGE: Two supply ranges are supported: 5V ±
0.5V, or 3.3V ± 0.3V.
S GROUND
BIAS CURRENT SETTING RESISTOR: To be tied to an
external resistor that is also connected to the RIBB_RET pin.
This resistor should be placed as close as possible to the
package pin. A recommended value of 9.76 KΩ ± 1% is
provided for reference purposes only.
connected to external RIBB resistor.
10
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
REGISTER DESCRIPTION
The 2132 implements twenty user accessible 16-bit registers which are accessible through the Station
Management Interface on the MDIO and MDC pins. The supported registers are shown below. Unsupported
registers will be read as all zeros. All of the registers respond to the broadcast address, PHYAD value 00000.
The register map is implemented in two pages, with page 0 being the power-up reset default. Page 0 implements
the standard 802.3 MII registers along with the vendor specific register set. The vendor specific registers 16, 17,
18, 19 are mapped into both pages for convenience and to implement the page selection via bit MR19.0. Page 1
contains the HomePNA specific registers. The MII management 16-bit register set implemented in the 2132 is as
follows:
ADDRESS Page SYMBOL NAME RESET VALUE (HEX)
0 0 MR0 Control (0000)
1 0 MR1 Status (1801)
2 0 MR2 PHY Identifier 1 000E
3 0 MR3 PHY Identifier 2 7121
4 0 MR4 Auto-Negotiation Advertisement (0061)
5 0 MR5 Auto-Negotiation Link Partner Ability 0000
6 0 MR6 Auto-Negotiation Expansion 0000
7 0 MR7 (Not implemented, read as zero) 0000
8-15 0 MR8-15 (Reserved, read as zero) 0000
16 both MR16 Vendor Specific (0141)
17 both MR17 Interrupt Control/Status Register 0000
18 both MR18 Diagnostic Register (0000)
19 both MR19 HomePNA Register 0000
0 1 P1R0 HomePNA Control 0004
1 1 P1R1 HomePNA Status 0000
2 1 P1R2 HomePNA IMASK 0000
3 1 P1R3 HomePNA ISTAT 0000
4,5 1 P1R4,5 HomePNA TX_PCOM 00000000
6,7 1 P1R6,7 HomePNA RX_PCOM 00000000
Note: MR 3.3:0 contains revision specific data.
LEGEND
TYPE DESCRIPTION TYPE DESCRIPTION
R Read-able by management W Write-able by management
RC Cleared on a read operation SC Self clearing, write-able
0/1 Default value upon power-up or reset (0/1)
In above table, the (xxxx) denotes that some of the bit values are determined by pin settings, and so, the default
may be a bit different.
Default value dependent on pin setting. The value in
brackets indicates typical case.
11
Loading...