Supermicro X6DH8-G2, X6DHE-G2 User Manual

®

X6DH8-G2
X6DHE-G2

USER’S MANUAL

Revision 1.1b

SUPER

The information in this User’s Manual has been carefully reviewed and is believed to be
accurate. The vendor assumes no responsibility for any inaccuracies that may be
contained in this document, makes no commitment to update or to keep current the
information in this manual, or to notify any person or organization of the updates.

Please Note: For the most up-to-date version of this manual, please see our web site at
www.supermicro.com.

SUPER MICRO COMPUTER reserves the right to make changes to the product described
in this manual at any time and without notice. This product, including software, if any, and
documentation may not, in whole or in part, be copied, photocopied, reproduced, translated
or reduced to any medium or machine without prior written consent.

IN NO EVENT WILL SUPER MICRO COMPUTER BE LIABLE FOR DIRECT, INDIRECT,
SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR
INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER SHALL
NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED
WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING,
INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR
DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of
Santa Clara County in the State of California, USA. The State of California, County of
Santa Clara shall be the exclusive venue for the resolution of any such disputes. Super
Micro's total liability for all claims will not exceed the price paid for the hardware product.

*

California Best Management Practices Regulations for Perchlorate Materials: This Perchlo­rate warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells.
"Perchlorate Material-special handling may apply. See WWW.dtsc.ca.gov/hazardouswaste/
perchlorate".

WARNING: Handling of lead solder materials used in this
product may expose you to lead, a chemical known to the
State of California to cause birth defects and other repro­ductive harm.

FCC Statement: This equipment has been tested and found to comply with the limits for a
Class A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to
provide reasonable protection against harmful interference when the equipment is operated
in a commercial environment. This equipment generates, uses, and can radiate radio fre­quency energy and, if not installed and used in accordance with the manufacturer’s instruc­tion manual, may cause harmful interference with radio communications. Operation of this
equipment in a residential area is likely to cause harmful interference, in which case you
will be required to correct the interference at your own expense.

Revision Number: Rev. 1.1b
Release Date: June 5, 2007
Unless you request and receive written permission from SUPER MICRO COMPUTER, you

may not copy any part of this document.
Information in this document is subject to change without notice. Other products and

companies referred to herein are trademarks or registered trademarks of their respective
companies or mark holders.

Copyright © 2007 by SUPER MICRO COMPUTER INC.
All rights reserved.
Printed in the United States of America

iii

Preface

Preface
About This Manual

This manual is written for system integrators, PC technicians and
knowledgeable PC users. It provides information for the installation and use
of the X6DH8-G2/X6DHE-G2 motherboard. The X6DH8-G2/
X6DHE-G2 supports single or dual Intel® NoconaTM processors at a 800
MHz front side bus. Based upon Intel's NetBurst microarchitecture, the
Nocona processor supports the IA-32 software and includes features
found in the XeonTM processor such as Hyper Pipelined Technology, which
includes a multi-stage pipeline, allowing the processor to operate at much
higher core frequencies. Packaged in a 604-pin Flip Chip Micro Pin Grid
Array(FC-mPGA4) platform in a Zero Insertion Force(ZIF) socket (mPGA

604), the Nocona Processor, which supports Hyper-Threading Technology
and Intel EM64T, is ideal for high performance workstation and server
environments with up to two processors on one system bus. Please refer
to the motherboard specifications pages on our web site (http://
www.supermicro.com/Product_page/product-m.htm) for updates on sup­ported processors. This product is intended to be professionally installed.

Manual Organization

Chapter 1 begins with a checklist of what should be included in your

mainboard box, describes the features, specifications and performance of
the motherboard and provides detailed information about the chipset.

Chapter 2 begins with instructions on handling static-sensitive devices.
Read this chapter when you want to install the processor and DIMM memory
modules and when mounting the mainboard in the chassis. Also refer to
this chapter to connect the floppy and hard disk drives, SCSI drives, the IDE
interfaces, the parallel and serial ports, the keyboard and mouse, the power
supply and various control panel buttons and indicators.

If you encounter any problems, see Chapter 3, which describes trouble­shooting procedures for the video, the memory and the setup configuration
stored in CMOS. For quick reference, a general FAQ [Frequently Asked
Questions] section is provided.

Chapter 4 includes an introduction to BIOS and provides detailed informa­tion on running the CMOS Setup utility.

Appendix A provides BIOS POST codes.
Appendix B provides software and the OS installation instructions.

iv

Preface

About This Manual ...................................................................................................... iii

Manual Organization ................................................................................................... ii i

Chapter 1: Introduction

1-1 Overview ......................................................................................................... 1-1

Checklist .................................................................................................... 1-1

Contacting Supermicro ............................................................................ 1-2

X6DH8-G2/X6DHE-G2 Image .................................................... 1-3

X6DH8-G2/X6DHE-G2 Layout................................................... 1-4

Quick Reference ...................................................................................... 1-5

Motherboard Features ............................................................................. 1-6

Intel Lindenhurst Chipset: System Block Diagram ............................. 1-8

1-2 Chipset Overview........................................................................................... 1-9

1-3 Special Features........................................................................................... 1-10

Recovery from AC Power Loss ......................................................... 1-10

1-4 PC Health Monitoring.................................................................................... 1-10

1- 5 ACPI Features ............................................................................................... 1-11

1-6 Power Supply ............................................................................................... 1-13

1- 7 Super I/O ......................................................................................................... 1-13

Chapter 2: Installation

2-1 Static-Sensitive Devices ............................................................................... 2-1

Precautions............................................................................................... 2-1

Unpacking.................................................................................................. 2-1

2-2 PGA Processor and Heatsink Installation .................................................. 2-2

2-3 Installing DIMMs............................................................................................... 2-6

2- 4 I/O Ports/Control Panel Connectors ............................................................. 2-7

2-5 Connecting Cables .......................................................................................... 2-9

ATX Power Connector............................................................................ 2-9

Processor Power Connector................................................................. 2-9

NMI Button ................................................................................................ 2-10

Power LED ............................................................................................... 2-10

HDD LED .................................................................................................. 2-11

NIC1 LED ................................................................................................. 2-11

Overheat LED ......................................................................................... 2-12

Power Fail LED ....................................................................................... 2-12

Reset Button ........................................................................................... 2-13

Table of Contents

X6DH8-G2/X6DHE-G2 User's Manual

Table of Contents

v

Power Button ......................................................................................... 2-13

Chassis Intrusion ................................................................................... 2-14

Universal Serial Bus (USB0/1) ............................................................ 2-14

Extra Universal Serial Bus Headers (USB2/3) ................................. 2-15

Serial Ports ............................................................................................. 2-15

GLAN (Ethernet Port) ............................................................................. 2-16

ATX PS/2 Keyboard and Mouse Ports ................................................2-16

Fan Headers ........................................................................................... 2-17

Power LED/Speaker Header (JD1) ..................................................... 2-17

Wake-On-Ring ......................................................................................... 2-18

Wake-On-LAN ......................................................................................... 2-18

SMB ........................................................................................................... 2-19

SMB PWR ................................................................................................. 2-19

2- 6 Jumper Settings ............................................................................................ 2-20

Explanation of Jumpers ........................................................................ 2-20

GLAN Enable/Disable............................................................................. 2-2 0

CMOS Clear............................................................................................. 2-21

Watch Dog ............................................................................................... 2-21

VGA Enable ............................................................................................. 2-22

Alarm Reset ............................................................................................. 2-22

PW R Fault ............................................................................................... 2-23

SCSI Enable/Disable.............................................................................. 2-24

SCSI Channel A/B Termination ............................................................. 2-24

2-7 Onboard Indicators ...................................................................................... 2-25

GLAN LEDs.............................................................................................. 2-25

2- 8 Parallel Port, Floppy/Hard Disk Drive and SCSI Connections ............... 2-26

Parallel Port Connector ......................................................................... 2-26

Floppy Connector ................................................................................... 2-27

IDE Connectors ...................................................................................... 2-2 7

SCSI Connectors .................................................................................... 2- 28

Chapter 3: Troubleshooting

3-1 Troubleshooting Procedures ........................................................................ 3-1

Before Power On .................................................................................... 3-1

No Power .................................................................................................. 3-1

No Video ................................................................................................... 3-1

Memory Errors .......................................................................................... 3-2

Losing the System’s Setup Configuration ........................................... 3-2

3-2 Technical Support Procedures .................................................................... 3-2

vi

3-3 Frequently Asked Questions........................................................................ 3-3

3-4 Returning Merchandise for Service............................................................ 3-4

Chapter 4: BIOS

4- 1 Introduction....................................................................................................... 4-1

4- 2 Running Setup.................................................................................................. 4-2

4- 3 Main BIOS Setup.............................................................................................. 4-2

4-4 Advanced Setup.............................................................................................. 4-6

4-5 Security Setup ............................................................................................... 4-18

4- 6 Boot Setup...................................................................................................... 4-20

4-7 Exit ................................................................................................................... 4-21

Appendices:

Appendix A: BIOS POST Codes ............................................................................ A-1

Appendix B: Installing Software Drivers and the Operating System ..............B-1

X6DH8-G2/X6DHE-G2 User's Manual

Chapter 1: Introduction

1-1

Introduction

Chapter 1

Introduction

1-1 Overview

Checklist

Congratulations on purchasing your computer motherboard from an ac­knowledged leader in the industry. Supermicro boards are designed with
the utmost attention to detail to provide you with the highest standards in
quality and performance. Check that the following items have all been in­cluded with your motherboard. If anything listed here is damaged or miss­ing, contact your retailer. All are included in the Retail Box.

One (1) Supermicro Mainboard

One (1) ribbon cable for IDE devices

One (1) floppy ribbon cable

One (1) Ultra 320 SCSI cable (*X6DH8-G2 only)

One (1) COM2 cable

One (1) USB (2-port) cable

One (1) SATA cable

One (1) I/O backpanel shield

One (1) Supermicro CD containing drivers and utilities

One (1) User's/BIOS Manual

One (1) Ultra 320 SCSI User's Manual (*X6DH8-G2 only)

1-2

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Contacting Supermicro

Headquarters

Address: SuperMicro Computer, Inc.

980 Rock Ave.

San Jose, CA 95131 U.S.A.
Tel: [phone]
Fax: [phone]
Email: [e-mail] (General Information)

[e-mail] (Technical Support)
Web Site: www.supermicro.com

Europe

Address: SuperMicro Computer B.V.

Het Sterrenbeeld 28, 5215 ML

's-Hertogenbosch, The Netherlands
Tel: [phone]
Fax: [phone]
Email: [e-mail] (General Information)

[e-mail] (Technical Support)

[e-mail] (Customer Support)

Asia-Pacific

Address: SuperMicro, Taiwan

4F, No.232-1 Liancheng Road

Chung-Ho 235, Taipei Hsien, Taiwan, R.O.C.
Tel: [phone]
Fax: [phone]
Web Site: www.supermicro.com.tw
Technical Support:
Email: [e-mail]
Tel: [phone], ext.132 or 139

Chapter 1: Introduction

1-3

Introduction

Figure 1-1. X6DH8-G2/X6DHE-G2 Image

*Note: The drawings and pictures shown in this manual were based on

the latest PCB Revision available at the time of publishiing of the manual.
The motherboard you’ve received may or may not look exactly the same
as the graphics shown in the manual.

1-4

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Figure 1-2. X6DH8-G2/X6DHE-G2 Motherboard Layout

GLAN1

®

JLAN1

S

UPER X6DH8-G2

1. Jumpers not indicated are for test purposes only.

(not drawn to scale)

GLAN2

DIMM 2B (Bank 2)
DIMM 2A (Bank 2)
DIMM 3B (Bank 3)
DIMM 3A (Bank 3)

DIMM 4B (Bank 4)
DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

SPK

PW LED

JP15

Fan2JOH1

OH

Fan8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

JWD

JPA1

SCSI CH A

Ultra 320

SCSI CH B

Fan4

JPA2

7902
CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

PCI-X #1 100 MHz ZCR

PCI-X #2 100 MHz

PCI-X #3 133 MHz

WOR

Battery

JPL1

GLAN
CTLR

RAGE­X

USB4

82546

GLAN
Enable

X4 PCI-Epx #4

X8 PCI-Epx #5

X8 PCI-Epx #6

J12

J13

J14

J15

J16

J17

Super

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

Reboot
Opt. Enable

JP14

J3

J4

JP8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alarm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

2. See Chapter 2 for detailed information on jumpers, I/O ports and
JF1 front panel connections.

3. " " indicates the location of Pin 1.

4. SCSI is for the X6DH8-G2 only

Clr

CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

Ultra 320

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

I/O

*SEPC

5. SEPC: Supermicro Enhanced Power Connector, specially designed
to support Supermicro 2U Riser Card only.

Chapter 1: Introduction

1-5

Introduction

Jumper Description Default Setting

JBT1 CMOS Clear See Chapter 2
JP12 PWR Fault See Chapter 2
JP13 3rd PW Supply Fail Alarm Enable Off (Disabled)
JP14 Alarm Reset Off (Disabled)
JPA1 SCSI Controller Enable Pins 1-2 (Enabled)*Note
JPA2, JPA3 SCSI CHA(JPA2),CHB(JPA3)Term.En Off (Enabled)(*Note)
JPF Force PWR On Off (Normal)
JPG1 VGA Enable Pins 1-2 (Enabled)
JPL1 GLAN Enable/Disable Pins 1-2 (Enabled)
JWD Watch Dog Pins 1-2 (Reset)

Connector Description

ATX PWR (J1B4) Primary ATX PWR Connector
Aux. PWR (J32) +12V 4-pin Auxiliary System PWR (*Required)
CPU PWR(J1D1) +12 V 8-pin CPU PWR Connector (*Required)

COM1 (J6)/COM2 (J7) COM1/COM2 Serial Port Connectors
FAN 1-8 Fans 1-8 (3-pin: Fans 1-4, 4-pin: Fans 5-8)
DIMM#1A-DIMM#4B Memory DDRII Slots
GLAN 1/2 (JLAN1/2) G-bit Ethernet Ports
J3/J4 IDE1/2 Hard Disk Drive Connectors
J5 VGA Connector
J20 IPMI Connector
J22 System Management Bus Header
J23 Parallel (Printer) Port
J24 Power System Management Header
JA1/JA2 SCSI Channel A/Channel B Connectors(*Note)
JD1 PWR LED(pins1-3)/SpeakerHeader (pins 4-7)
JF1 Front Control Panel Connector
JL1 Chassis Intrusion Header
JOH Overheat LED
JP8 Floppy Disk Drive Connector
JS1/JS2 Intel SATA 0/1 Connectors
JWOL Wake-on-LAN Header
JWOR Wake-on-Ring Header
USB 0/1 Back Panel USB Ports
USB 2/3/4 Front Panel Universal Serial Bus Headers(USB2/

3:JD2, USB4:J11)

Quick Reference ( X6DH8-G2/X6DHE-G2)

(*Please refer to Chapter 2 for pin definitions and detailed
information.)

(*Note: for X6DH8-G2 only)

1-6

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Motherboard Features

CPU

• Single or dual Intel® 604-pin NoconaTM (w/64-bit extension) processors
at 800 MHz front side (system) bus speed.

Memory

• Eight 240-pin DIMM sockets supporting up to 16 GB Registered ECC
DDR2-400 (PC3200) Memory

Chipset

• Intel E7520 Lindenhurst chipset

Expansion Slots

• X6DH8-G2/X6DHE-G2
Three PCI-E slots (*two slots at x8@4GB/sec, one slot x4@2GB sec)

Three 64-bit PCI-X slots (*One PCI-X-133 slot, two PCI-X-100 slots)

BIOS

• 8 Mb Phoenix® Flash ROM

• DMI 2.1, PCI 2.2, ACPI 1.0, Plug and Play (PnP), SMBIOS 2.3

PC Health Monitoring

• Onboard voltage monitors for CPU cores, chipset voltage, 3.3V, +5V,
+12V and 3.3V standby

• Fan status monitor with firmware/software on/off control

• CPU/chassis temperature monitors

• Environmental temperature monitor and control

• CPU slow-down on temperature overheat

• CPU thermal trip support for processor protection, +5V standby alert
LED

• Power-up mode control for recovery from AC power loss

• Auto-switching voltage regulator for CPU core

• System overheat LED and control

• Chassis intrusion detection

• System resource alert

Chapter 1: Introduction

1-7

Introduction

ACPI Features

• Microsoft OnNow

• Slow blinking LED for suspend state indicator

• Main switch override mechanism

Onboard I/O

• Support Adaptec 7902 dual channel Ultra 320 SCSI (*X6DH8-G2 only)

• One IPMI 2.0 socket

• Intel 8254x Gigabit Ethernet controller (PCI-X-133)

• 2 EIDE Ultra DMA/100 bus master interfaces

• 2 SATA ports (w/RAID0, RAID1, JBOD support)

• 1 floppy port interface

• 2 serial ports

• 1 EPP/ECP Parallel Port

• PS/2 mouse and PS/2 keyboard ports

• Up to 5 USB 2.0 (Universal Serial Bus) (2 ports, 3 Headers)

• Super I/O

Other

• Internal/external modem ring-on

• Wake-on-LAN (WOL)

• Console redirection

• Onboard Fan Speed Control by Thermal Management via BIOS

CD/Diskette Utilities

• BIOS flash upgrade utility and device drivers

Dimensions

• ATX Ext. 12" x 13.05" (304.8 x 331.5 mm)

1-8

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Figure 1-9. Block Diagram of the E7520 Lindenhurst Chipset

Note: This is a general block diagram. Please see the previous Motherboard

Features pages for details on the features of each motherboard.

MCH

MCH

NOCONA CPU 2

NOCONA CPU 2

NOCONA CPU 1

NOCONA CPU 1

ICH5

ICH5

HUB

HUB

DDRII-400

DDRII-400

PCI (32-BIT)

PCI (32-BIT)

A

PXH

PXH

B

PCI E. A (X8)

PCI E. A (X8)

1 PCI-X

1 PCI-X

SLOT

SLOT

ZCR

ZCR

SCSI

SCSI

SLOT

SLOT

7902

7902

1 PCI-X

1 PCI-X

PCI-X(133MHz)

PCI-X(133MHz)

Gbit LAN

Gbit LAN

SLOT

SLOT

1 PCI-X

1 PCI-X

J13

J13

PCI-X(100MHz)

PCI-X(100MHz)

J14

J14

J12

J12

ANVIK

ANVIK

1 PCI-EXP

1 PCI-EXP

SLOT

SLOT

J17

J17

PCI-E B (X8

PCI-E B (X8

)

)

PCI-E C (X8 )

PCI-E C (X8 )

J15

J15

1 PCI-E

1 PCI-E

SLOT

SLOT

1 PCI-E

1 PCI-E

J16

J16

SLOT

SLOT

4 DIMMs

4 DIMMs

IDE

IDE

PRI/SEC

PRI/SEC

UDMA/100

UDMA/100

VGA

VGA

X4

X4

X4

X4

4 DIMMs

4 DIMMs

0, 1

0, 1

SATA

SATA

SATA

SATA

LPC BUS

LPC BUS

USB

USB

USB PORT

USB PORT

0,1,2,3,4,5

0,1,2,3,4,5

BMC CON.

BMC CON.

LPCS I/O

LPCS I/O

FWH

FWH

LPCS I/O

LPCS I/O

MS.

MS.

FDD.

FDD.

H/W

H/W

SER.1

SER.1

SER.2

SER.2

KB.

KB.

MONITOR

MONITOR

4 DDR II -

4 DDR II -

4 DDR II -

4 DDR II -

DDRII-400

DDRII-400

PARALL.

PARALL.

PORT

Chapter 1: Introduction

1-9

Introduction

1-2 Chipset Overview

Built upon the functionality and the capability of the E7520 Lindenhurst
chipset, The X6DH8-G2/X6DHE-G2 motherboard provides the performance
and feature set required for dual processor-based servers, with configura­tion options optimized for communications, presentation, storage, computa­tion or database applications. The Intel E7520 Lindenhurst chipset consists
of the following components: the Lindenhurst Memory Controller Hub (MCH),
the 82801ER I/O Controller Hub 5-R (ICH5-R), and the Intel PCI-X Hub.

The E7520 Lindenhurst MCH supports single or dual Nocona processors
with Front Side Bus speeds of up to 800 MHz(*Note). Its memory controller
provides direct connection to two channels of registered DDR2- 400 with a
marched system bus address and data bandwidths of up to 6.4GB/s. The
Lindenhurst also supports the new PCI Express high speed serial I/O inter­face for superior I/O bandwidth. The MCH provides three configurable x8
PCI Express interfaces which may alternatively be configured as two inde­pendent x4 PCI Express interfaces. These interfaces support connection of
the MCH to a variety of other bridges that are compliant with the PCI Ex­press Interface Specification, Rev. 1.0a. The MCH interfaces with the
82801ER I/O Controller Hub 5-R (ICH5R) via a dedicated Hub Interface sup­porting a peak bandwidth of 266 MB/s using a x4 base clock of 66 MHz. The
PXH provide connection between a PCI Express interface and two indepen­dent PCI bus interfaces that can be configured for standard PCI 2.3 proto­col, as well as the enhanced high-frequency PCI-X protocol. The PXH can
be configured to support for 32- or 64-bit PCI devices running at 33 MHz, 66
MHz, 100 MHz, and 133 MHz.

The ICH5R I/O Controller Hub provides legacy support similar to that of
previous ICH-family devices, but with extensions in RAID 0,1 support, Serial
ATA Technology, and an integrated ASF Controller. In addition, the ICH5R
also provides various integrated functions, including a two-channel Ultra
ATA/100 bus master IDE controller, USB 2.0 host controllers, an integrated
10/100 LAN controller, an LPC firmware hub (FWH) and Super IO interface,
a System Management Interface, a power management interface, integrated
IOxAPIC and 8259 interrupt controllers.

1-10

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

1-3 Special Features

Recovery from AC Power Loss

This feature allows the user to set the power state after a power outage.
You can choose "Power Off" for the system to remain powered off (in
which case you must hit the power switch to turn it back on) or for it to
automatically return to a power-on state when set to "Power On". You can
also select "Last State" for the system to resume its last state before the
power outage. See the Advanced BIOS Setup section in the BIOS to change
this setting. The default setting is Last State.

1-4 PC Health Monitoring

This section describes the PC health monitoring features of the X6DH8-G2/
X6DHE-G2. All have an onboard System Hardware Monitor chip that sup­ports PC health monitoring.

Onboard Voltage Monitors for the CPU Cores, Chipset
Voltage, +3.3V, +5V, +12V and +3.3V Standby

An onboard voltage monitor will scan these voltages continuously. Once a
voltage becomes unstable, a warning is given or an error message is sent
to the screen. Users can adjust the voltage thresholds to define the
sensitivity of the voltage monitor.

Fan Status Monitor with Firmware Control

The PC health monitor can check the RPM status of the cooling fans. The
onboard CPU and chassis fans are controlled by Thermal Management via
BIOS (under Hardware Monitoring in the Advanced Setting).

Environmental Temperature Control

The thermal control sensor monitors the CPU temperature in real time and
will turn on the thermal control fan whenever the CPU temperature exceeds
a user-defined threshold. The overheat circuitry runs independently from
the CPU. Once it detects that the CPU temperature is too high, it will auto­matically turn on the thermal fan control to prevent any overheat damage to
the CPU. The onboard chassis thermal circuitry can monitor the overall
system temperature and alert users when the chassis temperature is too
high.

Chapter 1: Introduction

1-11

Introduction

CPU Fan Auto-Off in Sleep Mode

The CPU fan activates when the power is turned on. It continues to operate
when the system enters Standby mode. When in sleep mode, the CPU will
not run at full power, thereby generating less heat.

CPU Overheat LED and Control

This feature is available when the user enables the CPU overheat warning
function in the BIOS. This allows the user to define an overheat tempera­ture. When this temperature is exceeded, both the overheat fan and the
warning LED are triggered.

System Resource Alert

This feature is available when used with Supero Doctor III in the Windows
OS environment or used with Supero Doctor II in Linux. SDIII is used to
notify the user of certain system events. For example, if the system is
running low on virtual memory and there is insufficient hard drive space for
saving the data, you can be alerted of the potential problem.

1-5 ACPI Features

ACPI stands for Advanced Configuration and Power Interface. The ACPI
specification defines a flexible and abstract hardware interface that pro­vides a standard way to integrate power management features throughout
a PC system, including its hardware, operating system and application soft­ware. This enables the system to automatically turn on and off peripherals
such as CD-ROMs, network cards, hard disk drives and printers. This also
includes consumer devices connected to the PC such as VCRs, TVs, tele­phones and stereos.

In addition to enabling operating system-directed power management, ACPI
provides a generic system event mechanism for Plug and Play and an oper­ating system-independent interface for configuration control. ACPI lever­ages the Plug and Play BIOS data structures while providing a processor
architecture-independent implementation that is compatible with both Win­dows 2000 and Windows NT 5.0.

1-12

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Slow Blinking LED for Suspend-State Indicator

When the CPU goes into a suspend state, the chassis power LED will start
blinking to indicate that the CPU is in suspend mode. When the user presses
any key, the CPU will wake-up and the LED will automatically stop blinking
and remain on.

Main Switch Override Mechanism

When an ATX power supply is used, the power button can function as a
system suspend button to make the system enter a SoftOff state. The
monitor will be suspended and the hard drive will spin down. Pressing the
power button again will cause the whole system to wake-up. During the
SoftOff state, the ATX power supply provides power to keep the required
circuitry in the system alive. In case the system malfunctions and you want
to turn off the power, just press and hold the power button for 4 seconds.
This option can be set in the Power section of the BIOS Setup routine.

External Modem Ring-On

Wake-up events can be triggered by a device such as the external modem
ringing when the system is in the SoftOff state. Note that external modem
ring-on can only be used with an ATX 2.01 (or above) compliant power
supply.

Wake-On-LAN (WOL)

Wake-On-LAN is defined as the ability of a management application to re­motely power up a computer that is powered off. Remote PC setup, up­dates and asset tracking can occur after hours and on weekends so that
daily LAN traffic is kept to a minimum and users are not interrupted. The
motherboard has a 3-pin header (WOL) to connect to the 3-pin header on a
Network Interface Card (NIC) that has WOL capability. Wake-On-LAN must
be enabled in BIOS. Note that Wake-On-LAN can only be used with an ATX

2.01 (or above) compliant power supply.

Chapter 1: Introduction

1-13

Introduction

1-6 Power Supply

As with all computer products, a stable power source is necessary for
proper and reliable operation. It is even more important for processors that
have high CPU clock rates.

The X6DH8-G2/X6DHE-G2 can only accommodates 24-pin ATX power sup­plies. Although most power supplies generally meet the specifications re­quired by the CPU, some are inadequate. You should use one that will
supply at least 400W of power connector. In addition, the 12V 4-pin power
supply (J32) - is also required to ensure adequate power supply to the
system. Also your power supply must supply 1.5A for the Ethernet ports.

NOTE: The + 12V 8-pin Aux. Power Connector (J1D1) is also required
to support Intel Xeon CPUs. Failure to provide this extra power will
result in CPU PWR Failure. See Section 2-5 for details on connect­ing the power supply.

It is strongly recommended that you use a high quality power supply that
meets ATX power supply Specification 2.01 or above. It must also be SSI
compliant (info at http://www.ssiforum.org/). Additionally, in areas where
noisy power transmission is present, you may choose to install a line filter
to shield the computer from noise. It is recommended that you also install a
power surge protector to help avoid problems caused by power surges.

1-7 Super I/O

The disk drive adapter functions of the Super I/O chip include a floppy disk
drive controller that is compatible with industry standard 82077/765, a data
separator, write pre-compensation circuitry, decode logic, data rate selec­tion, a clock generator, drive interface control logic and interrupt and DMA
logic. The wide range of functions integrated onto the Super I/O greatly
reduces the number of components required for interfacing with floppy disk
drives. The Super I/O supports 360 K, 720 K, 1.2 M, 1.44 M or 2.88 M disk
drives and data transfer rates of 250 Kb/s, 500 Kb/s or 1 Mb/s.It also
provides two high-speed, 16550 compatible serial communication ports
(UARTs). Each UART includes a 16-byte send/receive FIFO, a program­mable baud rate generator, complete modem control capability and a pro­cessor interrupt system. Both UARTs provide legacy speed with baud rate
of up to 115.2 Kbps as well as an advanced speed with baud rates of 250
K, 500 K, or 1 Mb/s, which support higher speed modems.

1-14

Introduction

X6DH8-G2/X6DHE-G2 User's Manual

Printer Port (BPP), Enhanced Parallel Port (EPP) or Extended Capabilities Port
(ECP).

The Super I/O provides functions that comply with ACPI (Advanced Con­figuration and Power Interface), which includes support of legacy and ACPI
power management through an SMI or SCI function pin. It also features
auto power management to reduce power consumption.

The Super I/O supports one PC-compatible printer port (SPP), Bi-directional

Chapter 2: Installation

2-1

Chapter 2

Installation

2-1 Static-Sensitive Devices

Electric-Static-Discharge (ESD) can damage electronic components. To pre­vent damage to your system board, it is important to handle it very carefully.
The following measures are generally sufficient to protect your equipment
from ESD.

Precautions

• Use a grounded wrist strap designed to prevent static discharge.

• Touch a grounded metal object before removing the board from the anti­static bag.

• Handle the board by its edges only; do not touch its components, periph­eral chips, memory modules or gold contacts.

• When handling chips or modules, avoid touching their pins.

• Put the motherboard and peripherals back into their antistatic bags when
not in use.

• For grounding purposes, make sure your computer chassis provides ex­cellent conductivity between the power supply, the case, the mounting
fasteners and the motherboard.

• Use only the correct type of onboard CMOS battery. Do not install the
onboard upside down battery to avoid possible explosion.

Unpacking

The motherboard is shipped in antistatic packaging to avoid static damage.
When unpacking the board, make sure the person handling it is static protected.

2-2

X6DH8-G2/X6DHE-G2 User's Manual

IMPORTANT: Always connect the power cord last and always remove it
before adding, removing or changing any hardware components. Make
sure that you install the processor into the CPU socket before you install
the CPU (CEK) heat sink. To adequately support the weight of CPU heat
sinks, please install the X6DH8-G2/X6DHE-G2 in a chassis that is compliant
with the SSI EEB 3.5 Specification.

2-2 Nocona Processor and Heatsink Installation

When handling the processor package, avoid placing direct
pressure on the label area of the fan. Also, do not place the
motherboard on a conductive surface, which can damage the
BIOS battery and prevent the system from booting up.

!

1. Lift the lever on the CPU socket:

lift the lever completely as shown
on the picture on the right;
otherwise, you will damage the
CPU socket when power is
applied. (Install CPU1 first.)

Socket lever

Pin1

Socket lever in the
locking Position

2. Insert the CPU in the socket,
making sure that pin 1 of the CPU
aligns with pin 1 of the socket
(both corners are marked with a
triangle). When using only one
CPU, install it into CPU socket #1
(socket #2 is automatically disabled
if only one CPU is used).

3. Press the lever down until
you hear the *click* so you
can be sure that the CPU is
securely installed in the CPU
socket.

CPU Installation

Chapter 2: Installation

2-3

1. Do not apply any thermal compound

to the heatsink or the CPU die-the
required amount has already been
applied.

2. Place the heatsink on top of the

CPU so that the four mounting holes
are aligned with those on the retention
mechanism.

3. Screw in two diagonal screws (ie

the #1 and the #2 screws) until just
snug (-do not fully tighten the screws
to avoid possible damage to the CPU.)

4. Finish the installation by fully

tightening all four screws.

CEK Passive
Heatsink

Screw#1

Screw#2

CEK Heatsink Installation

IMPORTANT: Due to the weight of the CEK

Passive Heatsink (which weights about 1KG),
you need to have Heatsink Mounting plate in­stalled on the chassis to prevent damage to
the CPU and the motherboard)

2-4

X6DH8-G2/X6DHE-G2 User's Manual

To Un-install the Heatsink

1. Unscrew and remove the heatsink
screws from the motherboard in the
sequence as show in the picture on
the right.

2. Hold the heatsink as show in the
picture on the right and gently wriggle
the heatsink to loosen it from the CPU.
(Do not use excessive force when
wriggling the heatsink!!)

3. Once the CPU is loosened, remove
the heatsink from the CPU socket.

4. Clean the surface of the CPU and
the heatsink to get rid of the old
thermal grease. Reapply the proper
amount of thermal grease on the
surface before you re-install the CPU
and the heatsink.

(Caution! We do not recommend that the
CPU or the heatsink be removed. How­ever, if you do need to un-install the
heatsink, please follow the instructions
below to uninstall the heatsink to prevent
damage done to the CPU or the CPU
socket. )

Chapter 2: Installation

2-5

Figure 2-1. PGA604 Socket: Empty and with Processor Installed

Mounting the Motherboard in the Chassis

All motherboards have standard mounting holes to fit different types of
chassis. Make sure the locations of all the mounting holes for both the
motherboard and the chassis match. Although a chassis may have both
plastic and metal mounting fasteners, metal ones are highly recommended
because they ground the motherboard to the chassis. Make sure the metal
standoffs click in or are screwed in tightly. Then use a screwdriver to
secure the motherboard onto the motherboard tray.

Lever

Processor

(installed)

Triangle

Triangle

Empty socket

Warning! Make

sure you lift the
lever completely
when installing the
CPU. If the lever is
only partly raised,
damage to the
socket or CPU may
result.

!

2-6

X6DH8-G2/X6DHE-G2 User's Manual

2-3 Installing DIMMs

Note: Check the Supermicro web site for recommended memory modules:

http://www.supermicro.com/support/faqs/.

CAUTION

Exercise extreme care when installing or removing DIMM

modules to prevent any possible damage. Also note that the

memory is interleaved to improve performance (see step 1).

DIMM Installation (See Figure 2-2)

1. Insert the desired number of DIMMs into the memory slots, starting with
Bank 1. The memory scheme is interleaved so you must install two
modules at a time, beginning with Bank 1, then Bank 2, and so on.

2. Insert each DIMM module vertically into its slot. Pay attention to the
notch along the bottom of the module to prevent inserting the DIMM
module incorrectly.

3. Gently press down on the DIMM module until it snaps into place in the
slot. Repeat for all modules (see step 1 above).

Memory Support

The X6DH8-G2/X6DHE-G2 supports up to 16 GB of Registered ECC DDR2­400 (PC3200) memory. All motherboards were designed to support 2 GB
modules in each slot, but has only been verified for up to 1 GB modules.

Note: Due to memory allocation to devices installed in the system, the re­maining memory available for operational use may be reduced when 4 GB
(or more) of memory is used. The reduction of memory availability is dispro­portional. See the table below for reference.

Possible System Memory Allocation & Availability

System Device Size Physical Memory Available

(4 GB Total Memory)

Firmware Hub Flash
Memory (BIOS)

1MB 3.99GB

Local APIC 4KB 3.99 GB
Area reserved for the
chipsets

2MB 3.99 GB

I/O APIC (4 Kbytes) 4KB 3.99 GB
PCI Enumeration Area 1 256MB 3.76 GB
PCI Express (256MB) 256MB 3.51 GB
PCI Enumeration Area 2
(if needed)-aligned on
256MB boundary

512MB 3.01 GB

VGA Memory 16MB 2.85 GB
TSEG 1MB 2.84 GB
Memory available to the
OS & other applications

2.84 GB

Chapter 2: Installation

2-7

To Remove: Use your thumbs to gently push near the edge of
both ends of the module. This should release it from the slot.

2-4 I/OPorts/Control Panel Connectors

The I/O ports are color coded in conformance with the PC 99 specification.
See Figure 2-3 below for the colors and locations of the various I/O ports.

Figure 2-3. I/O Port Locations and Definitions

Top View of DDRII Slot

Video

Figure 2-2. Installing and Removing DIMMs

To Install: Insert module vertically and press down until it snaps

into place. Pay attention to the alignment notch at the bottom.

Note: Notch

should align

with the

receptive point

on the slot

Notch

Notch

Release

Tab

Release

Tab

DIMMII

2-8

X6DH8-G2/X6DHE-G2 User's Manual

Front Control Panel

JF1 contains header pins for various buttons and indicators that are nor­mally located on a control panel at the front of the chassis. These connec­tors are designed specifically for use with Supermicro server chassis. See
Figure 2-4 for the descriptions of the various control panel buttons and LED
indicators. Refer to the following section for descriptions and pin defini­tions.

Figure 2-4. JF1 Header Pins

Power Button

Overheat LED

1

NIC1 LED

Reset Button

2

Power Fail LED

HDD LED

Power LED

Reset

Pwr

Vcc

Vcc

Vcc

Vcc

Ground

Ground

1920

Vcc

X

Ground

NMI

X

NIC2 LED

Vcc

Chapter 2: Installation

2-9

GLAN1

®

J

L

A

N

1

S

UP ER X 6DH8- G2

GLAN2

D

IM

M

2 B

( B

an

k 2)

D

IM

M

2 A

( B

an

k

2

)

D

IM

M

3 B

( B

an

k 3

)

D

IM

M

3 A

( B

an

k

3

)

D

IM

M

4 B

( B

a

nk

4

)

D

IM

M

4 A

( B

a

nk

4

)

D

IM

M

1

A

( B

an

k 1)

D

IM

M

1

B

(B

a

n

k 1)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Contro l

JD1

SPK

PW LED

JP15

Fan2JOH 1

O

H

Fan8

Fan3

C

H

In

tr

u

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

JWD

J

P

A

1

SCSI C H A

Ult ra 32 0

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

PCI- X #1 100 MHz ZCR

PCI-X #2 100 M Hz

PCI-X #3 133 M Hz

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X4 PCI-E px #4

X8 PCI-E px #5

X8 PCI-E px #6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

S

u

p

e

r

I/O

N

o

r

t

h

B

r

id

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

in

P

W

R

JPF

Parralle l

Port

J

1

1

J

3

2

2

4

-P

in

Force P WR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1 D1

J1 B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J

3

J

4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Res et

J

W

O

R

SCSI
Enable

SCSI CHA Te rm. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltr a

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Te rm. Ena

ATX Power Supply 24-pin Connector

Pin Definitions

Pin Number Definition
13 +3.3V
14 -12V
15 COM
16 PS_ON#
17 COM
18 COM
19 COM
20 Res(NC)
21 +5V
22 +5V
23 +5V
24 COM

Pin Number Definition

1 +3.3V
2 +3.3V
3 COM

4 +5V

5 COM

6 +5V

7 COM

8 PWR_OK
9 5VS B
10 +12V
11 +12V
12 +3.3V

2-5 Connecting Cables

ATX Power Connector

The main power supply connector
on the X6DH8-G2/X6DHE-G2 meets
the SSI (Superset ATX) 24-pin
specification. You must also con­nect the 4-pin (J32) power con­nector to your power supply. See
the table on the right for pin defini­tions.

Pins

1 thru 4
5 thru 8

Definition

Ground

+12v

8-Pin +12v Power Supp

ly

Connector (J1D1)

Processor Power
Connector

In addition to the Primary ATX
power connector (above), the 12v
8-pin Processor connector at J1D1
must also be connected to your
power supply.

Pins #

1 & 2
3 & 4

Definition

Ground

+12 V

+12V 4-pin
Connector

(J32)

CPU PWR Connector

Aux. PWR Connector

ATX PWR Connector

2-10

X6DH8-G2/X6DHE-G2 User's Manual

Power LED

The Power LED connection is lo­cated on pins 15 and 16 of JF1.
Refer to the table on the right for
pin definitions.

NMI Button

The non-maskable interrupt button
header is located on pins 19 and
20 of JF1. Refer to the table on
the right for pin definitions.

Pin

Number

19
20

Definition

Control
Ground

NMI Button Pin

Definitions (JF1)

Pin

Number

15
16

Definition

Vcc

Control

PWR_LED Pin Definitions

(JF1)

Power Button

Overheat LED

1

NIC1 LED

Reset Button

2

Power Fail LED

HDD LED

Power LED

Reset

Pwr

Vcc

Vcc

Vcc

Vcc

Ground

Ground

1920

Vcc

X

Ground

NMI

X

NIC2 LED

Vcc

GLAN1

®

J

L

A

N

1

S

U

P

E

R

X

6

D

H

8

-G

2

GLAN2

D

IM

M

2

B

(B

a

n

k

2

)

D

IM

M

2

A

(B

a

n

k

2

)

D

IM

M

3

B

(B

a

n

k

3

)

D

IM

M

3

A

(B

a

n

k

3

)

D

IM

M

4

B

(B

a

n

k

4

)

D

IM

M

4

A

(B

a

n

k

4

)

D

IM

M

1

A

(B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

C

H

I

n

t

r

u

J

L

1

W

D

E

n

a

b

l

e

I

P

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

I

O

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra 320

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/

3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1 100 M

H

z Z

C

R

P

C

I-X

#2 1

00 M

H

z

P

C

I-X

#3 133 M

H

z

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

l

e

X

4 P

C

I-E

px #4

X

8 P

C

I-E

px #5

X

8 P

C

I-E

px #6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I

/

O

N

o

r

t

h

B

r

i

d

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/

1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

i

n

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-

P

i

n

Force PWR ON

V

G

A

E

n

a

b

l

e

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t

. E

n

a

b

le

JP14

J3

J

4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

l

r

C

M

O

S

J

B

T

1

I

C

H

5

R

S

I

/

O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

NMIPWR LED

Chapter 2: Installation

2-11

NIC1/NIC2 LED Indicators

The NIC (Network Interface Con­troller) LED connections for the
GLAN port1 is located on pins 11
and 12 of JF1, and for the GLAN
port2 is located on pins 9 and 10
of JF1. Attach the NIC LED cables
to display network activity. Refer
to the tables on the right for pin
definitions.

NIC1 LED Pin

Definitions

(JF1)

Pin

Number

11
12

Definition

Vcc

GND

HDD LED

The HDD LED connection is located
on pins 13 and 14 of JF1. Attach
the hard drive LED cable here to
display disk activity (for any hard
drives on the system, including
SCSI, Serial ATA and IDE). See
the table on the right for pin defini­tions.

HDD LED Pin

Definitions

(JF1)

Pin

Number

13
14

Definition

Vcc

HD Active

NIC2 LED Pin

Definitions

(JF1)

Pin

Number

9

10

Definition

Vcc

GND

Power Button

Overheat LED

1

NIC1 LED

Reset Button

2

Power Fail LED

HDD LED

Power LED

Reset

Pwr

Vcc

Vcc

Vcc

Vcc

Ground

Ground

1920

Vcc

X

Ground

NMI

X

NIC2 LED

Vcc

GLAN1

®

J

L

A

N

1

S

U

P

E

R

X

6

D

H

8

-G

2

GLAN2

D

IM

M

2

B

(B

a

n

k

2

)

D

IM

M

2

A

(B

a

n

k

2

)

D

IM

M

3

B

(B

a

n

k

3

)

D

IM

M

3

A

(B

a

n

k

3

)

D

IM

M

4

B

(B

a

n

k

4

)

D

IM

M

4

A

(B

a

n

k

4

)

D

IM

M

1

A

(B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

C

H

I

n

t

r

u

J

L

1

W

D

E

n

a

b

l

e

I

P

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

I

O

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra 320

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/

3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1 100 M

H

z ZC

R

P

C

I-X

#2 1

00 M

H

z

P

C

I-X

#3 133 M

H

z

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

l

e

X

4 P

C

I-E

px #4

X

8 P

C

I-E

px #5

X

8 P

C

I-E

px #6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I

/

O

N

o

r

t

h

B

r

i

d

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/

1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

i

n

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-

P

i

n

Force PWR ON

V

G

A

E

n

a

b

l

e

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t

. E

n

a

b

le

JP14

J3

J

4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

l

r

C

M

O

S

J

B

T

1

I

C

H

5

R

S

I

/

O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

HDD LED

NIC1/NIC2 LED

2-12

X6DH8-G2/X6DHE-G2 User's Manual

Overheat LED (OH)

Connect an LED to the OH connec­tion on pins 7 and 8 of JF1 to pro­vide advanced warning of chassis
overheating. Refer to the table on
the right for pin definitions.

Power Fail LED

The Power Fail LED connection is
located on pins 5 and 6 of JF1.
Refer to the table on the right for
pin definitions.

Overheat (OH) LED

Pin Definitions

(JF1)

Pin

Number

7
8

Definition

Vcc

Control

Signal

Overheat (OH) LED

Pin Definitions

(JF1)

Pin

Number

5
6

Definition

Vcc

Control

Signal

Power Button

Overheat LED

1

NIC1 LED

Reset Button

2

Power Fail LED

HDD LED

Power LED

Reset

Pwr

Vcc

Vcc

Vcc

Vcc

Ground

Ground

1920

Vcc

X

Ground

NMI

X

NIC2 LED

Vcc

GLAN1

®

J

L

A

N

1

S

U

P

E

R

X

6

D

H

8

-G

2

GLAN2

D

IM

M

2

B

(B

a

n

k

2

)

D

IM

M

2

A

(B

a

n

k

2

)

D

IM

M

3

B

(B

a

n

k

3

)

D

IM

M

3

A

(B

a

n

k

3

)

D

IM

M

4

B

(B

a

n

k

4

)

D

IM

M

4

A

(B

a

n

k

4

)

D

IM

M

1

A

(B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

C

H

I

n

t

r

u

J

L

1

W

D

E

n

a

b

l

e

I

P

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

I

O

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra 320

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/

3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1 100 M

H

z Z

C

R

P

C

I-X

#2 100 M

H

z

P

C

I-X

#3 133 M

H

z

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

l

e

X

4 P

C

I-E

p

x #4

X

8 P

C

I-E

p

x #5

X

8 P

C

I-E

px #6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I

/

O

N

o

r

t

h

B

r

i

d

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/

1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

i

n

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-

P

i

n

Force PWR ON

V

G

A

E

n

a

b

l

e

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t

. E

n

a

b

le

JP14

J3

J

4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

l

r

C

M

O

S

J

B

T

1

I

C

H

5

R

S

I

/

O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

OH LED
PWR Fail LED

Chapter 2: Installation

2-13

Power Button

The Power Button connection is
located on pins 1 and 2 of JF1.
Momentarily contacting both pins
will power on/off the system.

Pin

Number

1
2

Definition

PW_ ON

Ground

Power Button

Connector

Pin De finitions

(JF1)

Reset Button

The Reset Button connection is lo­cated on pins 3 and 4 of JF1. At­tach it to the hardware reset
switch on the computer case.
Refer to the table on the right for
pin definitions.

Pin

Number

3
4

Definition

Reset

Ground

Reset Pin

Definitions

(JF1)

Power Button

Overheat LED

1

NIC1 LED

Reset Button

2

Power Fail LED

HDD LED

Power LED

Reset

Pwr

Vcc

Vcc

Vcc

Vcc

Ground

Ground

1920

Vcc

X

Ground

NMI

X

NIC2 LED

Vcc

GLAN1

®

J

L

A

N

1

S

U

P

E

R

X

6D

H

8

-G

2

GLAN2

D

IM

M

2

B

( B

a

n

k

2

)

D

IM

M

2

A

( B

a

n

k

2

)

D

IM

M

3

B

( B

a

n

k

3

)

D

IM

M

3

A

( B

a

n

k

3

)

D

IM

M

4

B

( B

a

n

k

4

)

D

IM

M

4

A

( B

a

n

k

4

)

D

IM

M

1

A

( B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Contro l

JD1

S

P

K

PW LED

JP15

Fan2JO H1

O

H

Fan8

Fan3

C

H

I

n

t

r

u

J

L

1

W

D

E

n

a

b

l

e

I

P

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

I

O

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra 320

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/

3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1

100

M

H

z ZC

R

P

C

I-X

#2 100 M

H

z

P

C

I-X

#3 133 M

H

z

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

l

e

X

4 P

C

I-E

p

x #4

X

8 P

C

I-E

px #5

X8 P

C

I-E

px #6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I

/

O

N

o

r

t

h

B

r

i

d

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/

1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

i

n

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-

P

i

n

Force PW R ON

V

G

A

E

n

a

b

l

e

F

a

n

7

J24

J1D 1

J1B 4

R

e

b

o

o

t

O

p

t

. E

n

a

b

le

JP14

J3

J

4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Res et

J

W

O

R

SCSI
Enable

SCSI CHA Te rm. Ena

C

l

r

C

M

O

S

J

B

T

1

I

C

H

5

R

S

I

/

O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Te rm. Ena

PWR Button

Reset Button

2-14

X6DH8-G2/X6DHE-G2 User's Manual

Universal Serial Bus
(USB0/1)

Two USB 2.0 ports are located
beside the PS/2 keyboard/mouse
ports. USB0 is the bottom connec­tor and USB1 is the top connector.
See the table on the right for pin
definitions.

Universal Serial Bus Pin Definitions

Pin
Number Definition
1Vcc
2 Data­ 3 Data+
4 Ground

USB0/1

Chassis Intrusion

A Chassis Intrusion header is lo­cated at JL1. Attach the appropri­ate cable to inform you of a chas­sis intrusion.

USB0/1

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

Ultra 320

SCSI CH B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

PCI-X #1 100 MHz ZCR

PCI-X #2 100 MHz

PCI-X #3 133 MHz

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X4 PCI-Epx #4

X8 PCI-Epx #5

X8 PCI-Epx #6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

Reboot
Opt. Enable

JP14

J3

J4

JP8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

Chassis
Intrusion

Chapter 2: Installation

2-15

Front Panel Universal
Serial Bus Headers

Extra USB headers (FPUSB2/
FPUSB3/FPUSB4) can be used for
front side USB access. You will
need a USB cable to use either
connection. Refer to the tables on
the right for pin definitions.

Front Panel Universal Serial Bus Pin

Definitions

Pin
Number Definition
1Vcc
3 Data­ 5 Data+
7 Ground
9Key

Pin
Number Definitio

n

2Vcc
4 Data­ 6 Data+
8 Ground
10 NA

FPUSB2/FPUSB3

Serial Ports

The COM1 (J6) and COM2 (J7) se­rial ports are located under the
parallel port (COM1) annd next to
IPMI (COM2). See the table on the
right for pin definitions.

Serial Port Pin Definitions

(COM2)

Pin Number Definition
1 DCD
2 RXD
3 TXD
4 DTR
5 GND

Pin Number Definition
6 DSR
7 RTS
8 CTS
9 RI
10 NC

Universal Serial Bus Pin Definitions

Pin
Number Definition
1Vcc
2 Data­ 3 Data+
4 Ground
5NA

FP USB4

Serial Port Pin Definitions

(COM1)

Pin Number Definition
1 DCD
2 RXD
3 TXD
4 DTR
5 GND

Pin Number Definition
6 DSR
7 RTS
8 CTS
9 RI

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

SPK

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

JWD

JPA1

SCSI CH A

U

ltra

3

2

0

S

C

S

I C

H

B

Fan4

JPA2

7902

CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

WOR

Battery

JPL1

GLAN
CTLR

RAGE­X

USB4

82546

GLAN
Enable

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

Super

I/O

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J

4

J

P

8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alrm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

Clr
CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

U

ltra

3

2

0

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

COM1

FP USB 2/3

COM2

FP USB 4

2-16

X6DH8-G2/X6DHE-G2 User's Manual

ATX PS/2 Keyboard and
PS/2 Mouse Ports

The ATX PS/2 keyboard and PS/2
mouse are located at J9. See the
table at right for pin definitions.
(See Figure 2-3 for the locations
of each.)

PS/2 Keyboard

and Mouse Port

Pin Definitions

(J9)

Pin

Number

1
2
3
4
5
6

Defi n itio n

Data

NC

Ground

VCC

Clock

NC

GLAN (Giga-bit Ethernet
Ports)

Two G-bit Ethernet ports are lo­cated beside the COM2 port on the
IO backplane. This port accepts

RJ45 type cables.

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIM

M

2B (Bank 2)

DIM

M

2A (Bank 2)

DIM

M

3B (Bank 3)

DIM

M

3A (Bank 3)

DIM

M

4B (Bank 4)

DIM

M

4A (Bank 4)

DIM

M

1A (Bank 1)

DIM

M

1B (Bank 1)

Fa

n1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

SPK

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

JWD

JPA1

SCSI CH A

Ultra 320

S

C

S

I C

H

B

Fan4

JPA2

7902

CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

PCI-X #1 100 MHz ZCR

PCI-X #2 100 MHz

PCI-X #3 133 MHz

WOR

Battery

JPL1

GLAN
CTLR

RAGE­X

USB4

82546

GLAN
Enable

X4 PCI-Epx #4

X8 PCI-Epx #5

X8 PCI-Epx #6

J12

J13

J14

J15

J16

J17

Super

I/O

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

R

eb

o

o

t

O

pt. E

n

able

JP14

J3

J

4

J

P

8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alrm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

Clr
CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

U

ltra

3

2

0

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

KB/Mouse
GLAN1

GLAN2

Chapter 2: Installation

2-17

GLAN1

®

J

L

A

N

1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra

32

0

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#

1

1

0

0

M

H

z Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

eboot

O

pt. E

nab

le

JP14

J

3

J4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

Power LED/Speaker

On the JDI header, pins 1-3 are
for a power LED and pins 4-7 are
for the speaker. See the table on
the right for speaker pin defini­tions. Note: The speaker connec­tor pins are for use with an exter­nal speaker. If you wish to use
the onboard speaker, you should
close pins 6-7 with a jumper.

Speaker Connector Pin

Definitions (JD1)

Pin

Number

4
5
6
7

Function

+

Key

Definition

Power

No connection

Key

Speaker data

Fan Headers

The X6DH8-G2/X6DHE-G2 has
eight fan headers (Fan1 to Fan8).
Fan1-Fan4 are 3-pin fans, and
Fan5-Fan8 are 4-pin fans. (* Note:
Fan5-Fan8 are 4-pin fan headers;
however, Pins 1-3 of these fan
headers are backward compatible
with the traditional 3-pin fans.)
See the table on the right for pin
definitions. (*The onboard fan
speed is controlled by Thermal
Management via BIOS. To activate
Fan Speed Control, please refer to
"Hardware Monitoring" in the Ad­vanced Setting.)

4-pin Fan Header Pin Definitions

Pin#

1
2
3

Definition

Ground

+12V

Tachometer

Caution: These fan headers use DC power.

4 PWM_Control

Ground

Fan6

Fan5

Fan7

Fan1

PWR LED/ SPKR

Fan2

Fan3

Fan4

Fan8

2-18

X6DH8-G2/X6DHE-G2 User's Manual

Pin

Number

1
2
3

Definition

+5V Standby

Ground

Wake-up

Wake-On-LAN Pin

Definitions (JWOL)

Wake-On-LAN

The Wake-On-LAN header is des­ignated WOL. See the table on the
right for pin definitions. You must
enable the LAN Wake-Up setting in
BIOS to use this feature. You
must also have a LAN card with a
Wake-on-LAN connector and
cable.

Wake-On-Ring

The Wake-On-Ring header is des­ignated JWOR. This function al­lows your computer to receive
and be "woken-up" by an incom­ing call to the modem when in sus­pend state. See the table on the
right for pin definitions. You must
have a Wake-On-Ring card and
cable to use this feature.

Wake-on-Ring

Pin Definitions

(JWOR)

Pin

Number

1
2

Definition

Ground

Wake-up

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

D

IM

M

2B

(B

an

k 2)

D

IM

M

2A

(B

an

k 2)

D

IM

M

3B

(B

an

k 3)

D

IM

M

3A

(B

an

k 3)

D

IM

M

4B

(B

an

k 4)

D

IM

M

4A

(B

an

k 4)

D

IM

M

1A

(B

ank 1)

D

IM

M

1B

(B

an

k 1)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

J

W

D

JPA1

SCSI CH A

Ultra 320

S

C

S

I C

H

B

Fan4

JPA2

7902

CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

PCI-X #1 100 MHz ZCR

PCI-X #2 100 MHz

PCI-X #3 133 MHz

WOR

Battery

JPL1

GLAN

CTLR

RAGE­X

USB4

82546

GLAN
Enable

X4 PCI-Epx #4

X8 PCI-Epx #5

X8 PCI-Epx #6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

Super

I/O

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

R

eboot

O

pt. E

nable

JP14

J3

J

4

J

P

8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alrm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

Clr
CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

U

ltra

3

2

0

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

WOL

WOR

Chapter 2: Installation

2-19

SMB

A System Management Bus
header is located at J22. Connect
the appropriate cable here to uti­lize SMB on your system.

Fan Header Pin Definitions

(J22)

Pin

Number

1
2
3
4

Definition

Data

GND

CLK

NC

Caution: These fan headers
are DC power.

SMB Power (I

2

C)

Connector

I2 C Connector (J24), located be-

tween the PWR ForceOn Header
and the PWR Fault header, moni­tors the status of power supply,
fan and system temperatures.

SMB PWR

Pin Definitions (J24)

Pin #

1
2
3
4
5

Definition

Clock

Data

N/A
N/A
N/A

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltr

a

3

2

0

SCSI CH B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J4

JP

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

PWR SMB

SMB

2-20

X6DH8-G2/X6DHE-G2 User's Manual

2-6 Jumper Settings

Explanation of
Jumpers

To modify the operation of the
motherboard, jumpers can be
used to choose between
optional settings. Jumpers
create shorts between two pins
to change the function of the
connector. Pin 1 is identified
with a square solder pad on
the printed circuit board. See
the motherboard layout pages
for jumper locations.
Note: On two pin jumpers,
"Closed" means the jumper is
on and "Open" means the
jumper is off the pins.

Connector

Pins

Jumper

Cap

Setting

Pin 1-2 short

3 2 1

3 2 1

GLAN Enable/Disable

JPL1 enables or disables the
GLAN port(s) on the motherboard.
See the table on the right for
jumper settings. The default set­ting is enabled.

Jumper
Position
Pins 1-2
Pins 2-3

Definition

Enabled

Disabled

GLAN

Enable/Disable

Jumper Settings

(JPL1)

GLAN1

®

J

L

A

N

1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra

32

0

S

C

S

I

C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1

1

0

0

M

H

z Z

C

R

P

C

I-X

#

2 10

0 M

H

z

P

C

I-X

#

3 13

3 M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4 P

C

I-E

p

x #4

X

8 P

C

I-E

p

x #5

X

8

P

C

I-E

p

x #6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

eb

o

o

t

O

p

t. E

n

able

JP14

J

3

J4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

GLAN
Enable

Chapter 2: Installation

2-21

Watch Dog

JWD controls Watch Dog, a system
monitor that takes action when a
software application hangs. Close
Pins 1-2 to reset the system if a
program hangs. Close Pins 2-3 to
generate a non-maskable interrupt
for the program that hangs (re­quires software implementation).
Watch Dog must also be enabled in
BIOS.

Jumper
Position
Pins 1-2
Pins 2-3

Open

Definition

WD to Reset

WD to NMI

Disabled

Watch Dog

Jumper Settings (JWD)

CMOS Clear

JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of
contact pads to prevent the accidental clearing of CMOS. To clear CMOS,
use a metal object such as a small screwdriver to touch both pads at the
same time to short the connection. Always remove the AC power cord
from the system before clearing CMOS.
Note: For an ATX power supply, you must completely shut down the sys­tem, remove the AC power cord and then short JBT1 to clear CMOS. Do

not use the PW_ON connector to clear CMOS.

GLAN1

®

J

L

A

N

1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltra

32

0

S

C

S

I C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#1

1

0

0

M

H

z Z

C

R

P

C

I-X

#

2 10

0 M

H

z

P

C

I-X

#

3 13

3 M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4 P

C

I-E

p

x #4

X

8 P

C

I-E

p

x #5

X

8

P

C

I-E

p

x #6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

eb

o

o

t

O

pt. E

nab

le

JP14

J

3

J4

J

P

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

CMOS CLR

WD

2-22

X6DH8-G2/X6DHE-G2 User's Manual

VGA Enable/Disable

JPG1 enables or disables the VGA
Connector on the motherboard.
See the table on the right for
jumper settings. The default set­ting is enabled.

Jumper

Position
Pins 1-2
Pins 2-3

Definition

Enabled

Disabled

VGA

Enable/Disable

Jumper Settings

(JPG1)

Alarm Reset

The system will notify you in the
event of a power supply failure.
This feature assumes that Super­micro redundant power supply
units are installed in the chassis.
If you only have a single power
supply installed, please do not
connect anything to this header to
prevent false alarms. See the
table on the right for jumper set­tings.

Jumper

Position

Open

Closed

Definition

Normal

Reset Alarm

Alarm Reset Jumper

Settings

(JP14)

GLAN1

®

J

L

A

N

1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

SPK

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

JW

D

JPA1

SCSI CH A

U

ltra

3

2

0

SCSI CH B

Fan4

JPA2

7902

CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

WOR

Battery

JPL1

GLAN
CTLR

RAGE­X

USB4

82546

GLAN
Enable

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J

1

2

J

1

3

J

1

4

J

1

5

J

1

6

J

1

7

Super

I/O

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

Reboot
Opt. Enable

JP14

J3

J4

JP8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alrm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

Clr
CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

U

ltra

3

2

0

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

VGA Enable

Alarm Reset

Chapter 2: Installation

2-23

Power Fault

Connect a cable from your power
supply to JP12 to provide warn­ings of power supply failure. This
warning signal is passed through
the PWR_LED pin to indicate of a
power failure on the chassis. See
the table on the right for pin defini­tions.

Jumper

Position

1
2
3
4

Definition

PWR#1
PWR#2
PWR#3

Signal: Alarm

Reset

Alarm Reset Jumper

Settings (JP12)

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltr

a

3

2

0

SCSI CH B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J4

JP

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

Power Fault

2-24

X6DH8-G2/X6DHE-G2 User's Manual

SCSI Enable/Disable
(*ForX6DH8 only)

Jumper JPA1 allows you to enable
or disable the SCSI headers.
Jumper JPA1 is for headers #1 and
#2. The default setting is pins 1-2
to enable all four headers. See the
table on the right for jumper set­tings.

Jumper
Position
Pins 1-2
Pins 2-3

Definition

Enabled

Disabled

SCSI Enable/Disable

Jumper Settings

(JPA1)

SCSI CH A/B Termination
Enable/Disable (*ForX6DH8

only)

Jumpers JPA2 and JPA3 allow you
to enable or disable termination for
the SCSI connectors. Jumper JPA2
controls SCSI channel A and JPA3
is for SCSI channel B. The default
setting is open to enable (terminate)
both SCSI channels. (*Note: the

manufacture default setting is
"Open". For SCSI to function
properly, please do not change
the default setting.) See the

table on the right for jumper set­tings.

Jumper

Position

Open

Closed

Definition

Enabled

Disabled

SCSI Channel Terminatio

n

Enable/Disable

Jumper Settings

(JPA2, JPA3)

GLAN1

®

J

L

A

N

1

S

U

P

E

R

X

6D

H

8-G

2

GLAN2

D

IM

M

2

B

(B

a

n

k

2

)

D

IM

M

2

A

(B

a

n

k

2

)

D

IM

M

3

B

(B

a

n

k

3

)

D

IM

M

3

A

(B

a

n

k

3

)

D

IM

M

4

B

(B

a

n

k

4

)

D

IM

M

4

A

(B

a

n

k

4

)

D

IM

M

1

A

(B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

SPK

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

Intru

JL1

W

D

E

nab

le

IP

M

I

IDE1

Floppy

C

O

M

2

J20

B

IO

S

JW

D

JP

A

1

SCSI CH A

U

lt

r

a

3

2

0

SCSI C

H

B

Fan4

JP

A

2

7902

C

T

R

L

S

A

T

A0

SA

TA

1

U

SB

2

/3

S

M

B

U

S

Sp

eaker

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-

X

#

3

1

3

3

M

H

z

W

O

R

B

attery

JPL1

G

L

A

N

C

T

LR

R

A

G

E

-

X

U

SB

4

82546

G

LA

N

E

nab

le

X

4

P

C

I-

E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

uper

I/O

N

orth

B

rid

ge

JP

G

1

VG

A

CO

M

1

U

S

B

0/1

K

B

/

M

ouse

Fan6

Fan5

A

TX

P

W

R

4-P

in

PW

R

JPF

Parrallel

Port

J11

J32

24-P

in

Force PWR ON

V

G

A

E

nable

Fan7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J

4

J

P

8

J7

SCSI

JP

A

3

JD

2

J22

C

P

U 1

C

PU

2

Alrm

Reset

JW

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

JB

T1

IC

H

5R

S

I/O

P

X

H

J9

J5

J6

J23

W

O

L

JW

O

L

JS

1

JS

2

U

ltra

3

2

0

JA

2

JA

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

SCSI Enable

SCSI CH A/B
Term. Enable

Chapter 2: Installation

2-25

2-7 Onboard Indicators

GLAN LEDs

Each Gigabit Ethernet LAN port
has two LEDs. The amber LED in­dicates activity while the other
LED may be green, orange or off
to indicate the speed of the con­nection. See the table at right for
the functions associated with the
second LED.

LED

Color

Off

Green

Orange

Definition

No Connection

100 MHz

1 GHz

G-bit LAN Speed LED

Indicator

Overheat LED (JOH1)

Connect an LED to the JOH header
to provide warning of chassis
overheating. See the table on the
right for pin definitions.

Pin

Number

1

2

Definition

+5V

OH Active

Overheat LED

Pin Definitions (JOH1)

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltr

a

3

2

0

SCSI CH B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J4

JP

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

OH LED

GLAN 1/2

LED

Color

Amber

Definition

Flashing: Active

G-bit LAN Activity LED

Indicator

2-26

X6DH8-G2/X6DHE-G2 User's Manual

2-8 Parallel Port, Floppy/Hard Disk Drive and SCSI
Connections

Note the following when connecting the floppy and hard disk drive cables:

• The floppy disk drive cable has seven twisted wires.

• A red mark on a wire typically designates the location of pin 1.

• A single floppy disk drive ribbon cable has two connectors to provide for
two floppy disk drives. The connector with twisted wires always con­nects to drive A, and the connector that does not have twisted wires
always connects to drive B.

Parallel (Printer) Port
Connector

The parallel (printer) port is lo­cated at J23. See the table on the
right for pin definitions.

Pin Number Function
1 Strobe­ 3 Data Bit 0
5 Data Bit 1
7 Data Bit 2
9 Data Bit 3
11 Data Bit 4
13 Data Bit 5
15 Data Bit 6
17 Data Bit 7
19 ACK
21 BUSY
23 PE
25 SLCT

Pin Number Function
2 Auto Feed

-

4 Error­ 6 Init­ 8 SLCT IN­ 10 GND
12 GND
14 GND
16 GND
18 GND
20 GND
22 GND
24 GND

Par allel (Printer) Port Pin Definitions

(J23)

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

F

a

n

8

Fan3

C

H

In

tru

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltr

a

3

2

0

SCSI CH B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

1

0

0

M

H

z

P

C

I-X

#

3

1

3

3

M

H

z

W

O

R

B

a

tte

ry

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

rth

B

rid

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

R

e

b

o

o

t

O

p

t. E

n

a

b

le

JP14

J3

J4

JP

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

Parallel Port

Chapter 2: Installation

2-27

IDE Connectors

There are no jumpers to
configure the onboard IDE#1
and #2 connectors (at J3
and J4, respectively). See
the table on the right for pin
definitions.

Pin Number Function
1 Reset IDE
3 Host Data 7
5 Host Data 6
7 Host Data 5
9 Host Data 4
11 Host Data 3
13 Host Data 2
15 Host Data 1
17 Host Data 0
19 GND
21 DRQ3
23 I/O Write­ 25 I/O Read­ 27 IOCHRDY
29 DACK3­ 31 IRQ14
33 Addr 1
35 Addr 0
37 Chip Select 0
39 Activity

Pin Number Function
2 GND
4 Host Data 8
6 Host Data 9
8 Host Data 10
10 Host Data 11
12 Host Data 12
14 Host Data 13
16 Host Data 14
18 Host Data 15
20 Key
22 GND
24 GND
26 GND
28 BALE
30 GND
32 NC
34 GND
36 Addr 2
38 Chip Select 1­ 40 GND

IDE Connector Pin Definitions

(J3, J4)

Floppy Connector

The floppy connector is located at
JP8. See the table below for pin
definitions.

Pin Number Function
1 GND
3 GND
5 Key
7 GND
9 GND
11 GND
13 GND
15 GND
17 GND
19 GND
21 GND
23 GND
25 GND
27 GND
29 NC
31 GND
33 NC

Pin Number Function
2 FDHDIN
4 Reserved
6 FDEDIN
8 Index­ 10 Motor Enable
12 Drive Select B­ 14 Drive Select A­ 16 Motor Enable
18 DIR­ 20 STEP­ 22 Write Data­ 24 Write Gate­ 26 Track 00­ 28 Write Protect­ 30 Read Data­ 32 Side 1 Select­ 34 Diskette

Floppy Connector Pin Definitions (JP8)

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

DIMM 2B (Bank 2)

DIMM 2A (Bank 2)

DIMM 3B (Bank 3)

DIMM 3A (Bank 3)

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

DIMM 1A (Bank 1)

DIMM 1B (Bank 1)

Fan1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

C

H

In

t

r

u

J

L

1

W

D

E

n

a

b

le

IP

M

I

IDE1

Floppy

C

O

M

2

J

2

0

B

IO

S

J

W

D

J

P

A

1

SCSI CH A

U

ltr

a

3

2

0

S

C

S

I

C

H

B

Fan4

J

P

A

2

7

9

0

2

C

T

R

L

S

A

T

A

0

S

A

T

A

1

U

S

B

2

/3

S

M

B

U

S

S

p

e

a

k

e

r

P

C

I-

X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-

X

#

2

1

0

0

M

H

z

P

C

I-

X

#

3

1

3

3

M

H

z

W

O

R

B

a

t

t

e

r

y

J

P

L

1

G

L

A

N

C

T

L

R

R

A

G

E

-

X

U

S

B

4

8

2

5

4

6

G

L

A

N

E

n

a

b

le

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-

E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

S

u

p

e

r

I/O

N

o

r

t

h

B

r

id

g

e

J

P

G

1

V

G

A

C

O

M

1

U

S

B

0

/1

K

B

/

M

o

u

s

e

F

a

n

6

F

a

n

5

A

T

X

P

W

R

4

-

P

in

P

W

R

JPF

Parrallel

Port

J

1

1

J

3

2

2

4

-

P

in

Force PWR ON

V

G

A

E

n

a

b

le

F

a

n

7

J24

J1D1

J1B4

Reboot
Opt. Enable

JP14

J3

J4

JP

8

J

7

SCSI

J

P

A

3

J

D

2

J

2

2

C

P

U

1

C

P

U

2

Alrm

Reset

J

W

O

R

SCSI
Enable

SCSI CHA Term. Ena

C

lr

C

M

O

S

J

B

T

1

IC

H

5

R

S

I/O

P

X

H

J

9

J

5

J

6

J

2

3

W

O

L

J

W

O

L

J

S

1

J

S

2

U

ltra

3

2

0

J

A

2

J

A

1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

Floppy

IDE 1/2

2-28

X6DH8-G2/X6DHE-G2 User's Manual

(*Note: Please refer to Appendix B for software and OS installation. For
Adaptec's SCSI SATA HostRAID, please refer to the CD that came with your
motherboard.)

Ultra320 SCSI Connectors
(*X6DH8-G2 Only)

Refer to the table below for the pin
definitions of the Ultra320 SCSI
connectors located at JA1 and JA2.

Signal Names

+DB(12)
+DB(13)
+DB(14)
+DB(15)

+DB(P1)

+DB(0)
+DB(1)
+DB(2)
+DB(3)
+DB(4)
+DB(5)
+DB(6)
+DB(7)

+DB(P)

GROUND
DIFFSENS
TERMPWR
TERMPWR

RESERVED

GROUND

+ATN

GROUND

+BSY
+ACK
+RST

+MSG

+SEL
+C/D

+REQ

+I/O
+DB(8)
+DB(9)

+DB(10)
+DB(11)

Connector

Contact
Number

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34

Signal Names

-DB(1 2)

-DB(1 3)

-DB(1 4)

-DB(1 5)

-DB(P 1)

-DB(0 )

-DB(1 )

-DB(2 )

-DB(3 )

-DB(4 )

-DB(5 )

-DB(6 )

-DB(7 )

-DB(P )
GROUND
GROUND

TERMPWR
TERMPWR

RESERVED

GROUND

-ATN

GROUND

-BSY

-ACK

-RST

-MSG

-SEL

-C/D

-REQ

-I/O

-DB(8 )

-DB(9 )

-DB(1 0)

-DB(1 1)

Connector

Contact
Number

35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

68-pin Ultra320 SCSI Connectors (JA1 and JA2)

GLAN1

®

JLAN1

S

UPER X6DH8-G2

GLAN2

D

IM

M

2

B

(B

a

n

k

2

)

D

IM

M

2

A

(B

a

n

k

2

)

D

IM

M

3

B

(B

a

n

k

3

)

D

IM

M

3

A

(B

a

n

k

3

)

D

IM

M

4

B

(B

a

n

k

4

)

D

IM

M

4

A

(B

a

n

k

4

)

D

IM

M

1

A

(B

a

n

k

1

)

D

IM

M

1

B

(B

a

n

k

1

)

F

a

n

1

8-pin
PWR

PWR
SMBus

JF1

FP Control

JD1

S

P

K

PW LED

JP15

Fan2JOH1

O

H

Fan8

Fan3

CH Intru

JL1

WD Enable

IPMI

IDE1

Floppy

COM2

J20

BIOS

JWD

JPA1

SCSI CH A

U

ltra

3

2

0

S

C

S

I C

H

B

Fan4

JPA2

7902

CTRL

SATA0

SATA1

USB2/3

SMBUS

Speaker

P

C

I-X

#

1

1

0

0

M

H

z

Z

C

R

P

C

I-X

#

2

10

0

M

H

z

P

C

I-X

#

3 1

3

3

M

H

z

WOR

Battery

JPL1

GLAN
CTLR

RAGE­X

USB4

82546

GLAN
Enable

X

4

P

C

I-E

p

x

#

4

X

8

P

C

I-E

p

x

#

5

X

8

P

C

I-E

p

x

#

6

J12

J13

J14

J15

J16

J17

Super

I/O

North
Bridge

JPG1

VGA

COM1

USB0/1

KB/
Mouse

Fan6

Fan5

ATX PWR
4-Pin
PWR

JPF

Parrallel

Port

J11

J32

24-Pin

Force PWR ON

VGA
Enable

Fan7

J24

J1D1

J1B4

Reboot
Opt. Enable

JP14

J3

J

4

J

P

8

J7

SCSI

JPA3

JD2

J22

CPU 1

CPU 2

Alrm

Reset

JWOR

SCSI
Enable

SCSI CHA Term. Ena

Clr
CMOS

JBT1

ICH5R

SI/O

PXH

J9

J5

J6

J23

WOL

JWOL

JS1

JS2

U

ltra

3

2

0

JA2

JA1

IDE2

JP12

PW
Fault

JP13

3rd PS

Alarm

SCSI CHB Term. Ena

SCSI CHA

SCSI CHB

3-1

Chapter 3: Troubleshooting

Chapter 3

Troubleshooting

3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have
followed all of the procedures below and still need assistance, refer to the
‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’
section(s) in this chapter.

Note: Always disconnect the power cord before adding, changing
or installing any hardware components.

Before Power On

1. Make sure that there are no short circuits between the motherboard and
chassis.

2. Disconnect all ribbon/wire cables from the motherboard, including those
for the keyboard and mouse.

3. Remove all add-on cards.

4. Install one CPU (making sure it is fully seated) and connect the chassis
speaker and the power LED to the motherboard. (Check all jumper
settings as well.)

5. Use only the correct type of CMOS onboard battery as recommended by
the Manufacturer. Do not install the onboard battery upside down to
avoid possible explosion.

No Power

1. Make sure that there are no short circuits between the motherboard and
the chassis.

2. Verify that all jumpers are set to their default positions.

3. Check that the 115V/230V switch on the power supply is properly set.

4. Turn the power switch on and off to test the system.

5. The battery on your motherboard may be old. Check to verify that it still
supplies ~3VDC. If it does not, replace it with a new one.

No Video

1. If the power is on but you have no video, remove all the add-on cards
and cables.

2. Use the speaker to determine if any beep codes exist. Refer to the
Appendix for details on beep codes.

3-2

X6DH8-G2/X6DHE-G2 User's Manual

Losing the System’s Setup Configuration

1. Ensure that you are using a high quality power supply. A poor quality
power supply may cause the system to lose the CMOS setup informa­tion. Refer to Section 1-6 for details on recommended power supplies.

2. The battery on your motherboard may be old. Check to verify that it still
supplies ~3VDC. If it does not, replace it with a new one.

3. If the above steps do not fix the Setup Configuration problem, contact
your vendor for repairs.

3-2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also,
note that as a motherboard manufacturer, Super Micro does not sell directly
to end-users, so it is best to first check with your distributor or reseller for
troubleshooting services. They should know of any possible problem(s)
with the specific system configuration that was sold to you.

NOTE

If you are a system integrator, VAR or OEM, a POST diagnos-

tics card is recommended. For I/O port 80h codes, refer to

App. B.

Memory Errors

1. Make sure the DIMM modules are properly and fully installed.

2. Determine if different speeds of DIMMs have been installed and verify
that the BIOS setup is configured for the fastest speed of RAM used.
It is recommended to use the same RAM speed for all DIMMs in the
system.

3. Make sure you are using the correct type of Registered ECC DDR2-400
(PC3200) SDRAM (*recommended by the manufacturer.)

4. Check for bad DIMM modules or slots by swapping a single module be­tween two slots and noting the results.

5. Make sure all memory modules are fully seated in their slots. As an
interleaved memory scheme is used, you must install two modules at a
time, beginning with Bank 1, then Bank 2, and so on (see Section 2-3).

6. Check the position of the 115V/230V switch on the power supply.

3-3

Chapter 3: Troubleshooting

1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently
Asked Question' (FAQ) sections in this chapter or see the FAQs on our
web site (http://www.supermicro.com/support/faqs/) before contact­ing Technical Support.

2. BIOS upgrades can be downloaded from our web site at
http://www.supermicro.com/support/bios/

Note: Not all BIOS can be flashed depending on the modifications
to the boot block code.

3. If you still cannot resolve the problem, include the following information
when contacting Super Micro for technical support:

• Motherboard model and PCB revision number

• BIOS release date/version (this can be seen on the initial display when
your system first boots up)

•System configuration
An example of a Technical Support form is on our web site at
http://www.supermicro.com/support/contact.cfm.

4. Distributors: For immediate assistance, please have your account number
ready when placing a call to our technical support department. We can
be reached by e-mail at [e-mail] or by fax at:
[phone], option 2.

3-3 Frequently Asked Questions

Question: What are the various types of memory that my mother­board can support?

Answer: The X6DH8-G2/X6DHE-G2 has eight 240-pin DIMM slots that sup-

port registered ECC DDR2-400 (PC3200) SDRAM modules. It is strongly
recommended that you do not mix memory modules of different speeds and
sizes.

Question: How do I update my BIOS?

Answer: It is recommended that you do not upgrade your BIOS if you are

experiencing no problems with your system. Updated BIOS files are located
on our web site at http://www.supermicro.com/support/bios/. Please check
our BIOS warning message and the info on how to update your BIOS on our
web site. Also, check the current BIOS revision and make sure it is newer
than your BIOS before downloading. Select your motherboard model and

3-4

X6DH8-G2/X6DHE-G2 User's Manual

download the BIOS file to your computer. Unzip the BIOS update file and
you will find the readme.txt (flash instructions), the phlash.exe (BIOS flash
utility), the platform.bin (platform file) and the BIOS image (xxxxxx.rom) files.
Copy these files onto a bootable floppy and reboot your system. Follow the
Readme.txt to continue flashing the BIOS.

Question: What's on the CD that came with my motherboard?

Answer: The supplied compact disc has quite a few drivers and programs

that will greatly enhance your system. We recommend that you review the
CD and install the applications you need. Applications on the CD include
chipset drivers for Windows and security and audio drivers.

3-4 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is
required before any warranty service will be rendered. You can obtain
service by calling your vendor for a Returned Merchandise Authorization
(RMA) number. When returning to the manufacturer, the RMA number
should be prominently displayed on the outside of the shipping carton, and
mailed prepaid or hand-carried. Shipping and handling charges will be ap­plied for all orders that must be mailed when service is complete.

This warranty only covers normal consumer use and does not cover dam­ages incurred in shipping or from failure due to the alternation, misuse,
abuse or improper maintenance of products.

During the warranty period, contact your distributor first for any product
problems.

Chapter 4: BIOS

4-1

Chapter 4

BIOS

4-1 Introduction

This chapter describes the Phoenix BIOS™ Setup utility for the X6DH8-G2/
X6DHE-G2. The Phoenix ROM BIOS is stored in a flash chip and can be
easily upgraded using a floppy disk-based program.

Note: Due to periodic changes to the BIOS, some settings may have been
added or deleted and might not yet be recorded in this manual. Please refer
to the Manual Download area of the Supermicro web site
<http://www.supermicro.com/support/bios/> for any changes to BIOS that
may not be reflected in this manual.

System BIOS

The BIOS is the Basic Input Output System used in all IBM® PC, XT™, AT®,
and PS/2® compatible computers. The Phoenix BIOS flash chip stores the
system parameters, such type of disk drives, video displays, etc. in the
CMOS. The CMOS memory requires very little electrical power. When the
computer is turned off, a backup battery provides power to the BIOS flash
chip, enabling it to retain system parameters. Each time when the computer
is powered-on, the computer is configured with the values stored in the
BIOS ROM by the system BIOS, which gains control at boot-up.

How To Change the Configuration Data

The CMOS information that determines the system parameters may be
changed by entering the BIOS Setup utility. This Setup utility can be ac­cessed by pressing the <Delete> key at the appropriate time during system
boot, see below.

Starting the Setup Utility

Normally, the only visible POST (Power On Self Test) routine is the memory
test. As the memory is being tested, press the <Delete> key to enter the
main menu of the BIOS Setup utility. From the main menu, you can access
the other setup screens, such as the Security and Power menus. Begin­ning with Section 4-3, detailed descriptions are given for each parameter
setting in the Setup utility.

Warning: Do not shut down or reset the system while updating BIOS
to prevent possible boot failure.

4-2

X6DH8-G2/X6DHE-G2 User's Manual

4-2 Running Setup

*Default settings are in bold text unless otherwise noted.

The BIOS setup options described in this section are selected by choosing
the appropriate text from the main BIOS Setup screen. All displayed text is
described in this section, although the screen display is often all you need
to understand how to set the options (see on next page).

When you first power on the computer, the Phoenix BIOS™ is immediately
activated.

While the BIOS is in control, the Setup program can be activated in one of two
ways:

1. By pressing <Delete> immediately after turning the system on, or

2. When the message shown below appears briefly at the bottom of the
screen during the POST (Power On Self-Test), press the <Delete> key to
activate the main Setup menu:

Press the <Delete> key to enter Setup

4-3 Main BIOS Setup

All main Setup options are described in this section. The main BIOS Setup screen
is displayed below.

Use the Up/Down arrow keys to move among the different settings in each menu.
Use the Left/Right arrow keys to change the options for each setting.

Press the <Esc> key to exit the CMOS Setup Menu. The next section describes
in detail how to navigate through the menus.

Items that use submenus are indicated with the  icon. With the item highlighted,
press the <Enter> key to access the submenu.

Chapter 4: BIOS

4-3

Main BIOS Setup Menu

Main Setup Features

System Time

To set the system date and time, key in the correct information in the
appropriate fields. Then press the <Enter> key to save the data.

System Date

Using the arrow keys, highlight the month, day and year fields and enter
the correct data. Press the <Enter> key to save the data.

BIOS Date

This field displays the date when this version of BIOS was built.

Legacy Diskette A

This setting allows the user to set the type of floppy disk drive installed as
diskette A. The options are Disabled, 360Kb 5.25 in, 1.2MB 5.25 in, 720Kb

3.5 in, 1.44/1.25MB, 3.5 in and 2.88MB 3.5 in.

Parallel ATA

This setting allows the user to enable or disable the function of Parallel
ATA. The options are Disabled, Channel 0, Channel 1 and Both.

4-4

X6DH8-G2/X6DHE-G2 User's Manual

Serial ATA

This setting allows the user to enable or disable the function of Serial ATA.
The options are Disabled and Enabled.

Serial ATA RAID Enable

Select Enabled to enable Serial ATA RAID Functions. (*For the Windows OS
environment, use the RAID driver if this feature is set to Enabled. If set to

Disabled, use the Non-RAID driver.)

Native Mode Operation

Select the native mode for ATA. The options are: Parallel ATA, Serial ATA,
Both, and Auto.





IDE Channel 0 Master/Slave, IDE Channel 1 Master/Slave, IDE

Channel 2 Master, IDE Channel 3 Master

These settings allow the user to set the parameters of IDE Channel 0
Master/Slave, IDE Channel 1 Master/Slave, IDE Channel 2 Master, IDE
Channel 3 Master slots. Hit <Enter> to activate the following sub-menu

screen for detailed options of these items. Set the correct configurations
accordingly. The items included in the sub-menu are:

Chapter 4: BIOS

4-5

Type

The feature allows you to select the type of IDE hard drive. The option­User will allow the user to enter the parameters of the HDD installed at
this connection. The option-Auto will allow the BIOS to automatically
configure the parameters of the HDD installed at the connection. Enter a
number from 1 to 39 to select a predetermined HDD type. Select CDROM
if a CDROM drive is installed. Select ATAPI if a removable disk drive is
installed.

CHS Format

The following items will be displayed by the BIOS:

TYPE: This item displays the type of CPU.
Cylinders: This item indicates the status of Cylinders.
Headers: This item indicates the number of headers.
Sectors: This item displays the number of sectors.
Maximum Capacity: This item displays the maximum storage capacity

of the system.

LBA Format

The following items will be displayed by the BIOS:
Total Sectors: This item displays the number of total sectors available

in the LBA Format.
Maximum Capacity: This item displays the maximum capacity in the

LBA Format.

Multi-Sector Transfer

This item allows the user to specify the number of sectors per block to
be used in multi-sector transfer. The options are Disabled, 4 Sectors, 8
Sectors and 16 Sectors.

LBA Mode Control

This item determines whether Phoenix BIOS will access the IDE Channel 0
Master Device via the LBA mode. The options are Enabled and Disabled.

32 Bit I/O

This option allows the user to enable or disable the function of 32-bit
data transfer. The options are Enabled and Disabled.

4-6

X6DH8-G2/X6DHE-G2 User's Manual

Transfer Mode

This feature allows the user to select the transfer mode. The options
are Standard, Fast PIO1, Fast PIO2, Fast PIO3, Fast PIO4, FPIO3/DMA1
and FPIO4/DMA2.

Ultra DMA Mode

This feature allows the user to select the Ultra DMA Mode. The options
are Disabled, Mode 0, Mode 1, Mode 2, Mode 3, Mode 4 and Mode 5.

System Memory

This display informs you the size of system memory being detected by the
BIOS.

Extended Memory

This display informs you the size of extended memory being detected by
the BIOS.

4-4 Advanced Setup

Choose Advanced from the Phoenix BIOS Setup Utility menu with the arrow
keys. You should see the following display. The items with a triangle beside
them have sub menus that can be accessed by highlighting the item and pressing
<Enter>. Options for PIR settings are displayed by highlighting the setting option
using the arrow keys and pressing <Enter>. All Advanced BIOS Setup options
are described in this section.

Chapter 4: BIOS

4-7





Boot Features

Access the submenu to make changes to the following settings.

Quick Boot Mode

If enabled, this feature will speed up the POST (Power On Self Test)
routine by skipping certain tests after the computer is turned on. The
settings are Enabled and Disabled. If Disabled, the POST routine will run
at normal speed.

Quiet Boot

This setting allows you to Enable or Disable the diagnostic screen during
boot-up.

ACPI Mode

Use the setting to determine if you want to use ACPI (Advanced
Configuration and Power Interface) power management on your system.
The options are Yes and No.

Power Button Behavior

If set to Instant-Off, the system will power off immediately as soon as the
user hits the power button. If set to 4-sec., the system will power off when
the user presses the power button for 4 seconds or longer. The options are
instant-off and 4-sec override.

Resume On Modem Ring

Select On to “wake up your system” when an incoming call is received
by your modem. The options are On and Off.

Power Loss Control

This setting allows you to choose how your system will react when
power returns after an unexpected loss of power. The options are Stay
Off, Power On and Last State.

Watch Dog

If enabled, this option will automatically reset the system if the system is
not active for more than 5 minutes. The options are Enabled and

Disabled.

Summary Screen

This setting allows you to Enable or Disable the summary screen which
displays the system configuration during bootup.

4-8

X6DH8-G2/X6DHE-G2 User's Manual





Memory Cache

Cache System BIOS Area

This setting allows you to designate a reserve area in the system
memory to be used as a System BIOS buffer to allow the BIOS to write
(cache) data into this reserved memory area. Select Write Protect to
enable this function, and this area will be reserved for BIOS ROM access
only. Select Uncached to disable this function and make this area
available for other devices.

Cache Video BIOS Area

This setting allows you to designate a reserve area in the system
memory to be used as a Video BIOS buffer to allow the BIOS to write
(cache) data into this reserved memory area. Select Write Protect to
enable the function and this area will be reserved for Video BIOS ROM
access only. Select Uncached to disable this function and make this area
available for other devices.

Cache Base 0-512K

If enabled, this feature will allow the data stored in the base memory
area: block 0-512K to be cached (written) into a buffer, a storage area
in the Static DRM (SDROM) or to be written into L1, L2 cache inside
the CPU to speed up CPU operations . Select Uncached to disable this
function. Select Write Through to allow data to be cached into the buffer
and written into the system memory at the same time. Select Write
Protect to prevent data from being written into the base memory area of
Block 0-512K. Select Write Back to allow the CPU to write data back
directly from the buffer without writing data to the System Memory for
fast CPU data processing and operation. The options are Uncached,
Write Through, Write Protect, and Write Back.

Cache Base 512K-640K

If enabled, this feature will allow the data stored in the memory area:
512K-640K to be cached (written) into a buffer, a storage area in the
Static DRM (SDROM) or written into L1, L2, L3 cache inside the CPU to
speed up CPU operations. Select Uncached to disable this function.
Select Write Through to allow data to be cached into the buffer and
written into the system memory at the same time. Select Write Protect to
prevent data from being written into the base memory area of Block 512­640K. Select Write Back to allow the CPU to write data back directly from
the buffer without writing data to the System Memory for fast CPU data
processing and operation. The options are Uncached, Write Through,
Write Protect, and Write Back.

Chapter 4: BIOS

4-9

Cache Extended Memory

If enabled, this feature will allow the data stored in the extended memory
area to be cached (written) into a buffer, a storage area in the Static
DRM (SDROM) or written into L1, L2, L3 cache inside the CPU to speed
up CPU operations. Select Uncached to disable this function. Select
Write Through to allow data to be cached into the buffer and written
into the system memory at the same time. Select Write Protect to
prevent data from being written into the base memory area of beyond 1
MB. Select Write Back to allow the CPU to write data back directly from
the buffer without writing data to the System Memory for fast CPU data
processing and operation. The options are Uncached, Write Through,
Write Protect, and Write Back.

Discrete MTRR Allocation

If enabled, MTRRs (-Memory Type Range Registers) are configured as
distinct, separate units and cannot be overlapped. If enabled, the user can
improve graphic performance when using a Linux graphic driver that
requires the write-combining configuration with 4GB or more memory. The
options are Enabled and Disabled.





PCI Configuration

Access the submenu to make changes to the following settings for PCI
devices.

Onboard GLAN (Gigabit- LAN) OPROM Configure

Enabling this option provides the capability to boot from GLAN. The
options are Disabled and Enabled.

Onboard SCSI OPROM Configure

Enabling this option provides the capitally to boot from SCSI HDD. The
options are Disabled and Enabled.

Default Primary Video Adapter

This item allows the user to select the Primary Video Adapter between
two adapters instead of selecting among three or more adapters. The
options are Other and Onboard Video.

4-10

X6DH8-G2/X6DHE-G2 User's Manual

PCI Parity Error Forwarding

Enable this item to forward the PCI errors occurring behind P2P bridges
to South Bridge, so NMI can be asserted. The options are Enabled and

Disabled.

ROM Scan Ordering

This feature allows the user to decide which Option ROM to be activated
first. The options are Onboard Option ROM first and the Add-On
Option ROM first.

Reset Configuration Data

If set to Yes, this setting clears the Extended System Configuration Data­(ESCD) area. The options are Yes and No.

Frequency for Slot#1-Slot#2/SCSI

This option allows the user to change the bus frequency for the devices
installed in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66
MHz, PCI-X 66 MHz, and PCI-X 100 MHz.

Frequency for Slot#3/G-LAN

This option allows the user to change the bus frequency of the devices
installed in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66
MHz, PCI-X 66 MHz, PCI-X 100 MHz, and PCI-X 133 MHz.





PCI Devices, Slot #1 - Slot#6

Access the submenu for each of the settings above to make changes to
the following:

Option ROM Scan

When enabled, this setting will initialize the device expansion ROM.
The options are Enabled and Disabled.

Enable Master

This setting allows you to enable the selected device as the PCI bus
master. The options are Enabled and Disabled.

Latency Timer

This setting allows you to set the clock rate for Bus Master. A high-priority,
high-throughout device may benefit from a greater Clock rate. The options
are Default, 0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h, and 00E0h. For

Unix, Novelle and other Operating Systems, please select the option: other.

Chapter 4: BIOS

4-11

If a drive fails after the installation of a new software , you might want to
change this setting and try again. Different OS requires different Bus Master
clock rate.

Large Disk Access Mode

This setting determines how large hard drives are to be accessed. The
options are DOS or Other (for Unix, Novelle NetWare and other operating
systems).





Advanced Chipset Control

Access the submenu to make changes to the following settings.

Force Compliance Mode

This feature allows you to enable the PCI-Express Compliance Mode. The
options are: Disabled or Enabled.

Memory RAS Feature Control

Select this option in order to enable the special feature of DIMM sparing
or memory mirroring. The options are Mirroring, Sparing and Standard.

Clock Spectrum Feature

If Enabled, the Phoenix BIOS will monitor the level of Electromagnetic
Interference caused by the components and will attempt to decrease the
interference whenever needed. The options are Enabled and Disabled.

Memory Remap Function Control

PCI memory resources will overlap with the physical memory if 4GB of
memory or above is installed on the motherboard. When this occurs, enable
this function to reallocate the overlapped physical memory to a location
above 4GB to resolve the memory overlapping situation.

DRAM Data Integrity Mode
If enabled, this feature allows the data stored in the DRMA memory to be

integrated for faster data processing. The options are 72-bit ECC, 144­bit ECC, Auto and Disabled.

ECC Error Type

This setting lets you select which type of interrupt to be activated as a
result of an ECC error. The options are None, NMI (Non-Maskable
Interrupt), SMI (System Management Interrupt) and SCI (System Control
Interrupt.)

4-12

X6DH8-G2/X6DHE-G2 User's Manual

SERR Signal Condition

This setting specifies the ECC Error conditions that an SERR# is to be
asserted. The options are None, Single Bit, Multiple Bit and Both.

Enabling Multi-Media Timer

Select Yes to activate a set of timers that are alternative to the traditional
8254 timers for the OS use. The options are Yes and No.

USB Function

Select Enabled to enable the function of USB devices specified. The
settings are Enabled and Disabled.

Legacy USB Support

This setting allows you to enable support for Legacy USB devices. The
settings are Enabled and Disabled.





Advanced Processor Options

Access the submenu to make changes to the following settings.

CPU Speed

This is a display that indicates the speed of the installed processor.

Hyper-threading (*Available when supported by the CPU.)

Set to Enabled to use the Hyper-Threading Technology, which will result
in increased CPU performance. The options are Disabled or Enabled.

Machine Checking (*Available when supported by the CPU.)

Set to Enabled to activate the function of Machine Checking and allow
the CPU to detect and report hardware (machine) errors via a set of

model-specific registers (MSRs). The options are Disabled or Enabled.

C1 Enhanced Mode (*Available when supported by the CPU.)

Set to Enabled to enable Enhanced Halt State to lower CPU voltage/
frequency to prevent overheat. The options are Enabled and Disabled.
(*Note: please refer to Intel’s web site for detailed information.)

Chapter 4: BIOS

4-13

No Execute Mode Memory Protection (*Available when supported

by the CPU and the OS.)

Set to Enabled to enable Execute Disable Bit and allow the processor to
classify areas in memory where an application code can execute and
where it can not, and thus, preventing a worm or a virus from inserting and
creating a flood of codes to overwhelm the processor or damage the
system during an attack.

(*Note: this feature is available when your OS and your CPU support the
function of Execute Disable Bit.) The options are Disabled and Enabled.
(Note: For more information regarding hardware/software support for this
function, please refer to Intel's and Microsoft's web sites.)

Thermal Management 2 (*Available when supported by the CPU.)

Set to Enabled to use Thermal Management 2 (TM2) which will lower CPU
voltage and frequency when the CPU temperature reaches a pre-defined
overheat threshold. Set to Disabled to use Thermal Manager 1 (TM1),
allowing CPU clocking to be regulated via CPU Internal Clock modulation

when the CPU temperature reaches the overheat threshold.

Adjacent Cache Line Prefetch (*Available when supported by the

CPU.)

The CPU fetches the cache line for 64 bytes if this option is set to Disabled.
The CPU fetches both cache lines for 128 bytes as comprised if Enabled.
The options are Disabled and Enabled.

Processor Power Management

This feature allows the user to determine the processor power
management mode. The options are Disabled and C States Only. If set to
Disabled, C States and GV1/GV3 are disabled. If set to C States only, the
processor power will be controlled through CPU power states in the APCI
setting.

4-14

X6DH8-G2/X6DHE-G2 User's Manual





I/O Device Configuration

Access the submenu to make changes to the following settings.

Serial Port A

This setting allows you to assign control for serial port A. The options are

Enabled (user defined), Disabled, and Auto (BIOS- or OS- controlled).

Base I/O Address

This setting allows you to select the base I/O address for serial port A.
The options are 3F8, 2F8, 3E8 and 2E8.

Interrupt

This setting allows you to select the IRQ (interrupt request) for serial port
A. The options are IRQ3 and IRQ4.

Serial Port B

This setting allows you to assign the control for serial port B. The options
are Enabled (user defined), Disabled, Auto (BIOS controlled) and OS
Controlled.

Mode

This setting allows you to specify the type of device that will be connected
to serial port B. The options are Normal, and IR (for an infrared device).

Base I/O Address

This setting allows you to select the base I/O address for serial port B.
The options are 3F8, 2F8, 3E8 and 2E8.

Interrupt

This setting allows you to select the IRQ (interrupt request) for serial port
B. The options are IRQ3 and IRQ4.

Parallel Port

This setting allows you to assign the control for the parallel port. The
options are Enabled (user defined), Disabled and Auto (BIOS-or OS­controlled).

Base I/O Address

This setting allows you to select the base I/O address for the parallel port.
The options are 378, 278 and 3BC.

Interrupt

This setting allows you to select the IRQ (interrupt request) for the parallel
port. The options are IRQ5 and IRQ7.

Chapter 4: BIOS

4-15





DMI Event Logging

Access the submenu to make changes to the following settings.

Event Log Validity

This is a display to inform you of the event log validity. It is not a setting.

Event Log Capacity

This is a display to inform you of the event log capacity. It is not a setting.

View DMI Event Log

Highlight this item and press <Enter> to view the contents of the event
log.

Event Logging

This setting allows you to Enable or Disable event logging.

ECC Event Logging

This setting allows you to Enable or Disable ECC event logging.

Mark DMI Events as Read

Highlight this item and press <Enter> to mark the DMI events as read.

Clear All DMI Event Logs

Select Yes and press <Enter> to clear all DMI event logs. The options are
Yes and No.

DMA Channel

This item allows you to specify the DMA channel for the parallel port.
The options are DMA1 and DMA3.

Floppy Disk Controller

This setting allows you to assign control for the floppy disk controller. The
options are Enabled (user defined), Disabled, and Auto (BIOS and OS
controlled).

Base I/O Address

This setting allows you to select the base I/O address for the parallel
port. The options are Primary and Secondary.

4-16

X6DH8-G2/X6DHE-G2 User's Manual





Console Redirection

Access the submenu to make changes to the following settings.

COM Port Address

This item allows you to specify which COM port to redirect the console
redirection to--Onboard COM A or Onboard COM B. This setting can also
be Disabled.

BAUD Rate

This item allows you to select the BAUD rate for console redirection. The
options are 300, 1200, 2400, 9600, 19.2K, 38.4K, 57.6K and 115.2K.

Console Type

This item allows you to select the console type for console redirection.
The options are VT100, VT100,8bit, PC-ANSI, 7bit, PC ANSI, VT100+, VT-

UTF8.

Flow Control

This item allows you to select the flow control for console redirection.
The options are: None, XON/XOFF, and CTS/RTS.

Console Connection

This item allows you to decide how the console redirection is to be
connected: either Direct or Via Modem.

Continue CR after POST

This item allows you to decide whether to continue with console
redirection after the POST routine. The options are On and Off.

Chapter 4: BIOS

4-17





Hardware Monitor Logic

CPU Temperature Threshold

This option allows the user to set a CPU temperature threshold that will
activate the alarm system when the CPU temperature reaches this pre-

set temperature threshold. The options are 70oC, 75oC, 80oC and 85oC.
Highlight this and hit <Enter> to see monitor data for the following items:

CPU1 Temperature: This item displays CPU1 Temperature.
CPU2 Temperature: This item displays CPU2 Temperature.
System Temperature: This item displays the System Temperature.

Fan Speed Control Modes

This feature allows the user to decide how the system controls the speeds of
the onboard fans. The CPU temperature and the fan speed are correlative.
When the CPU on-die temperature increases, the fan speed will also increase,
and vice versa. If the option is set to 3-pin fan, the fan speed is controlled by
voltage. If the option is set to 4-pin, the fan speed will be controlled by Pulse
Width Modulation (PWM). Select 3-pin if your chassis came with 3-pin fan
headers. Select 4-pin if your chassis came with 4-pin fan headers. Select
Workstation if your system is used as a Workstation. Select Serve if your
system is used as a Server. Select Disable to disable the fan speed control
function to allow the onboard fans to constantly run at full speed (12V). The
Options are: 1. Disable, 2. 3-pin (Server), 3. 3-pin (Workstation), 4. 4-pin
(Server) and 5. 4-pin (Workstation).

Fan 1-FAN8: If the feature of Auto Fan Control is enabled, BIOS will
automatically display the status of the fans indicated in this item.

Vcore A/Vcore B: These items display the Voltage status of CPU A and
CPU B.

P3V3: This item displays the +3.3V voltage status.
P5V: This item displays the +5V voltage status.
N12V: This item displays the -12V voltage status.
P12V: This item displays the +12V voltage status.
VDD: This item displays the VDD status.
P5Vsb: This item displays the voltage status of +5V Standby power.
P3P3Vsb: This item displays the voltage status of +3.3V Standby power.

Note: In the Windows OS environment, the Supero Doctor III settings take
precedence over the BIOS settings. When first installed, the SD III adopts
the temperature threshold settings previously set in the BIOS. Any subse­quent changes to these thresholds must be made within Supero Doctor,
since the SDIII settings override the BIOS settings. For the Windows OS to
adopt the BIOS temperature threshold settings, please change the SDIII set-

tings to be the same as those set in the BIOS.

4-18

X6DH8-G2/X6DHE-G2 User's Manual

4-5 Security

You can configure Security Settings from the Phoenix BIOS Setup Utility main
menu with the arrow keys. You should see the following display. Security
setting options are displayed by highlighting the setting using the arrow keys and
pressing <Enter>. All Security BIOS settings are described in this section.

Supervisor Password Is:

This item indicates whether a supervisor password has been entered for
the system. Clear means such a password has not been used and Set
means a supervisor password has been entered for the system.

User Password Is:

This item indicates whether a user password has been entered for the
system. Clear means such a password has not been used and Set means
a user password has been entered for the system.

Set Supervisor Password

When the item "Set Supervisor Password" is highlighted, hit the <Enter> key.
When prompted, type the Supervisor's password in the dialogue box to set
or to change supervisor's password, which allows access to BIOS.

Set User Password

When the item "Set User Password" is highlighted, hit the <Enter> key.
When prompted, type the user's password in the dialogue box to set or to

Chapter 4: BIOS

4-19

change the user's password, which allows access to the system at boot­up.

Fixed Disk Boot Sector

This setting may offer some protection against viruses when set to Write
Protect, which protects the boot sector on the hard drive from having a
virus written to it. The other option is Normal.

Password on Boot

This setting allows you to decide if a password is required to be entered
when the system boots up. The options are Enabled (password required)
and Disabled (password not required).

4-20

X6DH8-G2/X6DHE-G2 User's Manual

4-6 Boot

You can choose Boot from the Phoenix BIOS Setup Utility main menu with the
arrow keys. You should see the following display. Highlighting a setting with
a + or - will expand or collapse that entry. See details on how to change the
order and specs of boot devices in the Item Specific Help window. All Boot BIOS
settings are described in this section.

+Removable Devices

Highlight and press <Enter> to expand the field. See details on how to
change the order and specs of devices in the Item Specific Help window.

CDROM Drive

See details on how to change the order and specs of the CDROM drive in
the Item Specific Help window.

+Hard Drive

Highlight and press <Enter> to expand the field. See details on how to
change the order and specs of hard drives in the Item Specific Help
window.

Chapter 4: BIOS

4-21

4-7 Exit

Choose Exit from the Phoenix BIOS Setup Utility main menu with the arrow keys.
You should see the following display. All Exit BIOS settings are described in this
section.

Exit Saving Changes

Highlight this item and hit <Enter> to save any changes you made and to
exit the BIOS Setup utility.

Exit Discarding Changes

Highlight this item and hit <Enter> to exit the BIOS Setup utility without saving
any changes you may have made.

Load Setup Defaults

Highlight this item and hit <Enter> to load the default settings for all items in
the BIOS Setup. These are the safest settings to use.

Discard Changes

Highlight this item and hit <Enter> to discard (cancel) any changes you
made. You will remain in the Setup utility.

4-22

X6DH8-G2/X6DHE-G2 User's Manual

Save Changes

Highlight this item and hit <Enter> to save any changes you made. You will
remain in the Setup utility.

Appendix A: BIOS POST Codes

A-1

This section lists the POST (Power On Self Test) codes for the PhoenixBIOS. POST
codes are divided into two categories: recoverable and terminal.

Recoverable POST Errors

When a recoverable type of error occurs during POST, the BIOS will display
an POST code that describes the problem. BIOS may also issue one of the
following beep codes:

1 long and two short beeps - video configuration error
1 continuous long beep - no memory detected

Terminal POST Errors

If a terminal type of error occurs, BIOS will shut down the system. Before
doing so, BIOS will write the error to port 80h, attempt to initialize video and
write the error in the top left corner of the screen.
The following is a list of codes that may be written to port 80h.

Appendix A

BIOS POST Codes

POST Code Description

02h Verify Real Mode
03 h Disable Non-Maskable Interrupt (NMI)
04h Get CPU type
06h Initialize system hardware
07 h Disable shadow and execute code from the ROM.
08 h Initialize chipset with initial POST values
09h Set IN POST flag
0Ah Initialize CPU registers
0Bh Enable CPU cache
0C h Initialize caches to initial POST values
0Eh Initialize I/O component
0Fh Initialize the local bus IDE
10 h Initialize Power Management
11 h Load alternate registers with initial POST values
12 h Restore CPU control word during warm boot
13 h Initialize PCI Bus Mastering devices
14 h Initialize keyboard controller
16 h 1-2-2-3 BIOS ROM checksum
17 h Initialize cache before memory Auto size

A-2

X6DH8-G2/X6DHE-G2 User's Manual

POST Code Description

18h 8254 timer initialization
1Ah 8237 DMA controller initialization
1Ch Reset Programmable Interrupt Controller
20 h 1-3-1-1 Test DRAM refresh
22 h 1-3-1-3 Test 8742 Keyboard Controller
24 h Set ES segment register to 4 GB
28h Auto size DRAM
29h Initialize POST Memory Manager
2Ah Clear 512 kB base RAM
2Ch 1-3-4-1 RAM failure on address line xxxx*
2Eh 1-3-4-3 RAM failure on data bits xxxx* of low byte of

memory bus
2Fh Enable cache before system BIOS shadow
32 h Test CPU bus-clock frequency
33 h Initialize Phoenix Dispatch Manager
36 h Warm start shut down
38 h Shadow system BIOS ROM
3Ah Auto size cache
3C h Advanced configuration of chipset registers
3D h Load alternate registers with CMOS values
41 h Initialize extended memory for RomPilot
42 h Initialize interrupt vectors
45 h POST device initialization
46 h 2-1-2-3 Check ROM copyright notice
47 h Initialize I20 support
48 h Check video configuration against CMOS
49 h Initialize PCI bus and devices
4Ah Initialize all video adapters in system
4Bh QuietBoot start (optional)
4Ch Shadow video BIOS ROM
4Eh Display BIOS copyright notice
4Fh Initialize MultiBoot
50 h Display CPU type and speed
51h Initialize EISA board
52 h Test keyboard
54h Set key click if enabled
55 h Enable USB devices
58 h 2-2-3-1 Test for unexpected interrupts
59 h Initialize POST display service
5Ah Display prompt “Press F2 to enter SETUP”
5Bh Disable CPU cache

Appendix A: BIOS POST Codes

A-3

POST Code Description

5Ch Test RAM between 512 and 640 kB
60 h Test extended memory
62h Test extended memory address lines
64h Jump to UserPatch1
66h Configure advanced cache registers
67 h Initialize Multi Processor APIC
68 h Enable external and CPU caches
69h Setup System Management Mode (SMM) area
6Ah Display external L2 cache size
6Bh Load custom defaults (optional)
6Ch Display shadow-area message
6Eh Display possible high address for UMB recovery
70h Display error messages
72 h Check for configuration errors
76 h Check for keyboard errors
7C h Set up hardware interrupt vectors
7D h Initialize Intelligent System Monitoring
7Eh Initialize coprocessor if present
80 h Disable onboard Super I/O ports and IRQs
81 h Late POST device initialization
82 h Detect and install external RS232 ports
83 h Configure non-MCD IDE controllers
84 h Detect and install external parallel ports
85 h Initialize PC-compatible PnP ISA devices
86 h Re-initialize onboard I/O ports.
87h Configure Motherboard Configurable Devices

(optional)
88h Initialize BIOS Data Area
89 h Enable Non-Maskable Interrupts (NMIs)
8Ah Initialize Extended BIOS Data Area
8Bh Test and initialize PS/2 mouse
8C h Initialize floppy controller
8Fh Determine number of ATA drives (optional)
90h Initialize hard-disk controllers
91h Initialize local-bus hard-disk controllers
92h Jump to UserPatch2
93 h Build MPTABLE for multi-processor boards
95h Install CD ROM for boot
96 h Clear huge ES segment register
97 h Fix up Multi Processor table
98 h 1-2 Search for option ROMs. One long, two short

beeps on checksum failure

A-4

X6DH8-G2/X6DHE-G2 User's Manual

POST Code Description

99h Check for SMART Drive (optional)
9Ah Shadow option ROMs
9C h Set up Power Management
9D h Initialize security engine (optional)
9Eh Enable hardware interrupts
9Fh Determine number of ATA and SCSI drives
A0h Set time of day
A2h Check key lock
A4h Initialize typematic rate
A8h Erase F2 prompt
AAh Scan for F2 key stroke
ACh Enter SETUP
AEh Clear Boot flag
B0h Check for errors
B1h Inform RomPilot about the end of POST.
B2h POST done - prepare to boot operating system
B4h 1 One short beep before boot
B5h Terminate QuietBoot (optional)
B6h Check password (optional)
B7h Initialize ACPI BIOS
B9h Prepare Boot
BA h Initialize SMBIOS
BBh Initialize PnP Option ROMs
BCh Clear parity checkers
BDh Display MultiBoot menu
BEh Clear screen (optional)
BFh Check virus and backup reminders
C0h Try to boot with INT 19
C1h Initialize POST Error Manager (PEM)
C2 h Initialize error logging
C3 h Initialize error display function
C4 h Initialize system error handler
C5 h PnPnd dual CMOS (optional)
C6 h Initialize note dock (optional)
C7 h Initialize note dock late
C8 h Force check (optional)
C9h Extended checksum (optional)
CAh Redirect Int 15h to enable remote keyboard
CBh Redirect Int 13h to Memory Technologies

Devices such as ROM, RAM, PCMCIA, and
serial disk

CC h Redirect Int 10h to enable remote serial video

Appendix A: BIOS POST Codes

A-5

POST Code Description

CDh Re-map I/O and memory for PCMCIA
CEh Initialize digitizer and display message
D2h Unknown interrupt

The following are for boot block in Flash ROM

POST Code Description

E0h Initialize the chipset
E1h Initialize the bridge
E2h Initialize the CPU
E3h Initialize system timer
E4h Initialize system I/O
E5h Check force recovery boot
E6h Checksum BIOS ROM
E7h Go to BIOS
E8h Set Huge Segment
E9h Initialize Multi Processor
EAh Initialize OEM special code
EBh Initialize PIC and DMA
ECh Initialize Memory type
EDh Initialize Memory size
EEh Shadow Boot Block
EFh System memory test
F0h Initialize interrupt vectors
F1h Initialize Run Time Clock
F2h Initialize video
F3h Initialize System Management Manager
F4h Output one beep
F5h Clear Huge Segment
F6h Boot to Mini DOS
F7h Boot to Full DOS

* If the BIOS detects error 2C, 2E, or 30 (base 512K RAM error), it displays an additional
word-bitmap (xxxx) indicating the address line or bits that failed. For example, “2C
0002” means address line 1 (bit one set) has failed. “2E 1020" means data bits 12
and 5 (bits 12 and 5 set) have failed in the lower 16 bits. The BIOS also sends the
bitmap to the port-80 LED display. It first displays the checkpoint code, followed by
a delay, the high-order byte, another delay, and then the loworder byte of the error.
It repeats this sequence continuously.

A-6

X6DH8-G2/X6DHE-G2 User's Manual

Notes

Appendix B: Software Installation Instructions

B-1

Appendix B

Installing Software Drivers and Windows

Operating System

After all the hardware has been installed, you must first configure the
Adaptec Embedded Serial ATA RAID Driver before you install the Windows
operating system. The necessary drivers are all included on the Supermicro
bootable CDs that came packaged with your motherboard. (*The following

section provides information on Adaptec's SATA RAID Driver based on the
Intel ICH5R Controller. For detailed information on Adaptec's SCSI SATA
HostRAID Utility, please refer to the CDs included in the shipping
package)

B-1 Introduction to the Adaptec Embedded Serial ATA RAID
Controller Driver

Serial ATA (SATA)

Serial ATA(SATA) is a physical storage interface. It uses a single cable with a
minimum of four wires to create a point-to-point connection between devices.
It is a serial link which supports SATA Transfer rates from 150MBps. Because
the serial cables used in SATA are thinner than the traditional cables used in
Parallel ATA(PATA), SATA systems have better airflow and can be installed in
smaller chassis than Parallel ATA. In addition, the cables used in PATA can
only extend to 40cm long, while Serial ATA cables can extend up to one meter.
Overall, Serial ATA provides better functionality than Parallel ATA.

Introduction to the Intel ICH5R I/O Controller Hub

Located in the South Bridge of the Intel E7520 (Lindenhurst)Chipset, the
ICH5R I/O Controller Hub provides the I/O subsystem with access to the rest
of the system. It supports 2-channel Ultra ATA/100 Bus Master IDE controller
(PATA) and two Serial ATA (SATA) Host Controllers, which support up to two
Serial ATA ports and up to two RAID drives. The ICH5R I/O Controller Hub
supports the following Parallel ATA (PATA) and Serial (SATA) device configu­rations:

B-2

X6DH8-G2/X6DHE-G2 User's Manual

Primary Master(=PM) Yes Yes No No No No
Primary Slave(=PS) Yes No Yes No No No
Secondary Master(=SM) Yes No No Yes No No
Secondary Slave(=SS) Yes No No No Yes No
SATA Port0 No SM SM PM PM PM
SATA Port1 No SS SS PS PS PS
*Note: (No=Not Present, Yes=Present) Also, if Logical Primary is
selected, the IDE channels are no longer available.

Enhanced Mode:

In this mode, system BIOS will automatically search for all available IRQs for the
use of HDD. For newer Operating Systems that support the Enhanced Mode,
such as Windows XP, Windows 2000, and Windows 2003, you can set SATA
and PATA to the Enhanced Mode. (*The newer Operating Systems can ac­commodate both Enhanced Mode and Combined Mode and support up to 6 ATA
devices.)

(*Please refer to the "Advanced Chipset Control" under the "Advanced" Setup
in the BIOS for the selection of Combined Mode or Enhanced Mode,).

ATA Operate Mode
You can select from the following two modes: Combined Mode and Enhanced

Mode.

Combined Mode:

In this mode, system BIOS assigns the traditional IRQ 14 and IRQ 15 for the
use of HDD. Up to 4 ATA devices are supported by this mode.

Within the Combined Mode, the following three modes are supported:
*Non-Combined Mode: Parallel ATA only:with the maximum of 4 devices sup-

ported;
*Non-Combined Mode: Serial ATA only:with the maximum of 2 devices sup-

ported;
*Combined Mode: SATA devices and PATA: with the support of 2 devices

each (total: 4 devices maximum). (For IDE/SATA configurations, please refer to
the table below.)

Appendix B: Software Installation Instructions

B-3

Configuring BIOS settings for the SATA RAID Functions (En­hanced Mode)

1. Press the <Del> key during system bootup to enter the BIOS Setup Utility.
(*Note: If it is the first time to power on the system, we recommend that you

load the Optimized Default Settings. If you have already done so, please
skip to Step 3.

2. Use the arrow keys to select the "Exit" Menu. Once in the "Exit" Menu,
scroll down the menu to select the item- "Load Setup Default" and press the
<Enter> key. Select "Yes" to confirm the selection. Press the <Enter> key to
load the default settings to the BIOS.

3. Use the arrow keys to select the "Main" Menu in the BIOS.

4. Scroll down to "SATA RAID Enable" and press the <Enter> Key to select
this option.

5. From this submenu, select "Enable" and press <Enter>.

6. Tap the <Esc> key and scroll down to "Exit". Select "Save and Exit" from
the "Exit" menu. Press the <Enter> key to save the changes and exit the
BIOS.

7. Once you've exited the BIOS Utility, the system will re-boot.

8. During the system startup, press the <Ctrl> and the <A> keys simulta­neously to run the Adaptec RAID Configuration Utility when prompted by the
following message:

Press <Ctrl><A> for Adaptec RAID Configuration Utility.

B-4

X6DH8-G2/X6DHE-G2 User's Manual

The Adaptec Embedded Serial ATA with HostRAID Control­ler Driver

Adaptec's Embedded Serial ATA RAID with HostRAID controller adds RAID
functionality to the Serial ATA I/O controller by supporting RAID 0 (Striping)
or RAID 1 (Mirroring) to enhance the industry's pioneer PCI-to-e host con­troller products. RAID striping (RAID 0) can greatly improve hard disk I/O
performance because of its capability in striping data across multiple drives.
RAID mirroring (RAID 1) allows the data to be simultaneously written to two
drives, so critical data is always available even if a single hard disk fails.
Due to the built-in functionality, the X6DH8-G2/X6DHE-G2 is specially de­signed to keep pace with the increasing performance demands of com­puter systems by improving disk I/O throughput and providing data accessi­bility regardless of a single disk failure. By incorporating the Adaptec Em­bedded Serial ATA into the motherboard design, Supermicro's X6DH8-G2/
X6DHE-G2 offers the user with the benefits of SATARAID without the high
costs associated with hardware RAID applications.

(*Note: For Adaptec's RAID Driver Installation Instructions, please refer to
the Adaptec RAID Controller User's Guide: "Emb_SA_RAID_UG.pdf" in the
CD that came with this motherboard. You can also download a copy of
Adaptec's User's Guide from our web site at www.supermicro.com.)

Using the Adaptec RAID Configuration Utility (ARC)

The Adaptec RAID Configuration Utility is an embedded BIOS Utility, includ­ing:

*Array Configuration Utility: Use this utility when you want to create, config­ure and manage arrays.

* Disk Utilities: Use this option to format or verify disks.
To run the Adaptec RAID Configuration Utility, you will need to enable the

RAID function in the system BIOS (refer to Chapter 4 for System BIOS
Configurations), and then, press the <Ctrl> and <A> keys simultaneously
when prompted to do so during the system startup. (Refer to the previous
page for detailed instructions.)

(*Note: To select an option, use the arrow keys to highlight the item and
then press the <Enter> key to select it. To return to the previous menu,
press the <ESC> key.)

A. Using the Array Configuration Utility (ACU)

The Array Configuration Utility (ACU) enables you to create, manage, and
delete arrays from the controller’s BIOS, add and delete spare drives, and
initialize drives. During the system startup, press <Ctrl> and <A> key simulta­neously, and the main menu will appear.

Appendix B: Software Installation Instructions

B-5

Managing Arrays

Select this option to view array properties, and delete arrays. The following
sections describe the operations Of "Managing Arrays".

To select this option, use the arrow keys and the <enter> key to select
"Managing Arrays" from the main menu (as shown above).

B-6

X6DH8-G2/X6DHE-G2 User's Manual

Viewing Array Properties

To view the properties of an existing array:

1. At the BIOS prompt, press Ctrl+A.

2. From the ARC menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Manage Arrays (as shown on the previous

screen.)

4. From the List of Arrays dialog box, select the array you want to view
and press Enter.

The Array Properties dialog box appears, showing detailed
information on the array. The physical disks associated with the array are

displayed here.

5. Press Esc to return to the previous menu.

Deleting Arrays

*Warning: Back up the data on an array before you delete it to prevent the
loss of data. Deleted arrays cannot be restored.

To delete an existing array:

1. Turn on your computer and press Ctrl+A when prompted to access the
ARC utility.

2. From the ARC main menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Manage Arrays.

4. Select the array you wish to delete and press Delete .

5. In the Array Properties dialog box, select Delete and press Enter. The

following prompt is displayed:

*Warning!! Deleting the array will render array unusable. Do you
want to delete the array?(Yes/No):

RAID 1 only—the following prompt is also displayed:

Deleting the partition will result in data loss! Do you also want to
delete the partition? (Yes/No):

6. Press Yes to delete the array or partition or No to return to the previous
menu.

7. Press Esc to return to the previous menu.

Appendix B: Software Installation Instructions

B-7

Creating Arrays

Before creating arrays, make sure the disks for the array are connected
and installed in your system. Note that disks with no usable space, or disks
that are un-initialized are shown in gray and cannot be used. See Initializ-

ing Disk Drives.

To create an array:
1 Turn on your computer and press Ctrl+A when prompted to access the

ARC utility.

2 From the ARC menu, select Array Configuration Utility Main Menu
(ACU) (as shown on the first screen on page B-5).

3 From the ACU menu, select Create Array.
4 Select the disks for the new array and press Insert (as the screen shown

below).

(*Note: To deselect any disk, highlight the disk and press Delete.)

5 Press Enter when both disks for the new array are selected. The Array

Properties menu displays (as the screen shown on the next page).

B-8

X6DH8-G2/X6DHE-G2 User's Manual

Assigning Array Properties

Once you've create a new array, you are ready to assign the properties to
the array.

*Caution: Once the array is created and its properties are assigned,
you cannot change the array properties using the ACU. You will need to
use the Adaptec Storage Manager - Browser Edition. (Refer to Adaptec's
User's Guide in the enclosed CD.)

To assign properties to the new array:

1. In the Array Properties menu (as shown in the following screen), select
an array type and press Enter.

Note that only the available array types: RAID 0, and RAID1, are displayed
on the screen. (*RAID 0 or RAID 1 requires two drives.)

Appendix B: Software Installation Instructions

B-9

2. Under the item "Arrays Label", type in an label and press Enter.
(*Note: The label shall not be more than 15 characters.)

3. For RAID 0, select the desired stripe size. (*Note: Available stripe sizes
are 16, 32, and 64 KB-default. It is recommended that you do not change
the default setting.)

4. The item: "Create RAID via" allows you to select between the different
creating methods for RAID 0 and RAID 1.

The following table gives examples of when each is appropriate.

(*Note: If you select Migrate for RAID 0, or Build for RAID 1, you will be

asked to select the source drive. The contents of the source drive will be
preserved. However, the data on the new drive will be lost.)

Raid Level Create Via When Appropriate

RAID 0 No Init Creating a RAID 0 on new drives
RAID 0 Migrate

(*Note)

Creating a RAID 0 from one new drive and
one drive with data you wish to preserve

RAID 1 Build1 Any time you wish to create a RAID 1, but especially if

you have data on one drive that you wish to preserve

RAID 1 Clear Creating a RAID 1 on new drives, or when you want to

ensure that the array contains no data after creation.

RAID 1 Quick

RAID 1 Init

Fastest way to create a RAID 1.
Appropriate when using new drives

B-10

X6DH8-G2/X6DHE-G2 User's Manual

Notes:

1. Before adding a new drive to an array, back up any data contained on
the new drive. Otherwise, all data will be lost.

2. If you stop the Build or Clear process on a RAID 1 from ACU, you can
restart it by pressing Ctrl+R.

3. A RAID 1 created using the Quick Init option may return some data mis­compares if you later run a consistency check. This is normal and is not a
cause for concern.

4. The ACU allows you to use drives of different sizes in a
RAID . However, during a build operation, only the smaller drive can be
selected as the source or first drive.

5. When migrating from single volume to RAID 0, migrating from a larger
drive to a smaller drive is allowed. However, the destination drive must be
at least half the capacity of the source drive.

6. Adaptec does not recommend that you migrate or build an array on
Windows dynamic disks (volumes), as it will result in data loss.

Warning: Do not interrupt the creation of a RAID 0 using the Migrate option.
If you do, you will not be able to restart, or to recover the data that was on

the source drive.

5. When you are finished, press Done (as the screen shown below).

Appendix B: Software Installation Instructions

B-11

Adding a Bootable Array

To make an array bootable:

1. From the Main menu, select Manage Arrays.

2. From the List of Arrays, select the array you want to make bootable, and
press Ctrl+B.

3. Enter Y to create a bootable array when the following message is displayed:

"This will make all other existing bootable array non-bootable. Do you want to
make this array bootable? (Yes/No):" Then, a bootable array will be created.
An asterisk will appear next to the bootable array (as shown in the picture

below:)

Deleting a Bootable Array

To delete a bootable array:

1. From the Main menu, select Manage Arrays.

2. From the List of Arrays, select the bootable array (*) you want to delete, and

press Ctrl+B . (* a bootable array is the array marked with an asterisk (as
shown in the picture above.)

3. Enter Y to delete a bootable array when the following message is displayed:
"The array is already marked bootable. Do you want to make this array as not
bootable? (Yes/No):" Then, the bootable array will be deleted and the asterisk
will disappear.

(*Note: do not use the delete key to delete the bootable array.)

B-12

X6DH8-G2/X6DHE-G2 User's Manual

Adding/Deleting Hotspares

(*Note: In order to rebuild a RAID (RAID 0 or RAID 1), you would need to add
a new HDD as a hotspare.)

1. Turn on your computer and press Ctrl+A as prompted to access the ARC
Utility.

2. From the ARC menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Add/Delete Hotspares.

4. Use the up and down arrow keys to highlight and select the disk you want
to designate as a hotspare, and press <Insert>, and then, press <Enter>.

5. Press yes when the following prompt is displayed:
"Do you want to create spare?" (Yes/No?)

The spare you have selected will appear in the Select Drive Menu.

Appendix B: Software Installation Instructions

B-13

Initializing Disk Drives

If an installed disk does not appear in the disk selection list for creating a
new array, or if it appears grayed out, you may have to initialize it before
you can use it as part of an array. Drives attached to the controller must be
initialized before they can be used in an array.

Caution: Initializing a disk overwrites the partition table on the disk and
makes any data on the disk inaccessible. If the drive is used in an array,
you may not be able to use the array again.

Do not initialize a disk that is part of a boot array. To determine which
disks are associated with a particular array, please refer to Viewing Array

Properties.

To initialize drives:

1. Turn on your computer and press Ctrl+A when prompted to access the

ARC utility.

2. From the ARC menu, select Array Configuration Utility (ACU) (as
shown in the screen below).

3. Select Initialize Drives (as shown in the screen below).

B-14

X6DH8-G2/X6DHE-G2 User's Manual

4. Use the up and down arrow keys to highlight the disk you wish
to initialize and press Insert (as shown in the screen below).

Appendix B: Software Installation Instructions

B-15

5. Repeat Step 4 so that both drives to be initialized are selected (as shown
in the screen below).

6. Press Enter.

7. Read the warning message as shown in the screen.

8. Make sure that you have selected the correct disk drives to initialize. If

correct, type Y to continue.

B-16

X6DH8-G2/X6DHE-G2 User's Manual

Rebuilding Arrays

*Note 1: Rebuilding applies to Fault Tolerant array (RAID 1) only.

If an array Build process (or initialization) is interrupted or critical with one
member missing, you must perform a Rebuild to optimized its functionality.
For a critical array Rebuild operation, the optimal drive is the source drive.

*Note 2: If no spare array exists and a hard disk drive fails, you need to
create a spare before you can rebuild an array.

To Rebuild an array:
1 From the Main Menu, select Manage Arrays (as shown in the screen

below). From the List of Arrays, select the array you want to Rebuild.
2 Press Ctrl+R to Rebuild.

Appendix B: Software Installation Instructions

B-17

Using the Disk Utilities

The Disk Utilities enable you to format or verify the media of your Serial ATA
hard disks.

To access the disk utilities:

1. Turn on your computer and press Ctrl+A when prompted to access the

ARC utility (as shown in the screen below.)

B-18

X6DH8-G2/X6DHE-G2 User's Manual

3 Select the desired disk and press Enter (as shown in the screen below.)

2. From the ARC menu, select Disk Utilities as shown in the screen below.

Appendix B: Software Installation Instructions

B-19

You can choose from the following options:

1. Format Disk—Simulates a low-level format of the hard drive by writing

zeros to the entire disk. Serial ATA drives are low-level formatted at the
factory and do not need to be low-level formatted again.

(*Caution: Formatting destroys all data on the drive. Be sure to back up
your data before performing this operation.)

2. Verify Disk Media—Scans the media of a disk drive for defects.

To Exit Adaptec RAID Configuration Utility

1. Once you have completed RAID array configurations, press ESC to exit.

The following screen will appear.

2. Press Yes to exit the Utility.

(*For more information regarding Adaptec RAID Utility, please refer
to Adaptec's User's Guide in the CD included in your shipping pack­age. You can also download a copy of Adaptec User's Guide from
our web site at: www. supermicro.com.)

B-20

X6DH8-G2/X6DHE-G2 User's Manual

B-2 Installing the Intel ICH5R Driver by Adaptec and
Installing the OS

a. Insert Supermicro's bootable CD that came with the package into the CD
Drive during the system reboot, and the screen:"Super Micro Driver Diskette
Maker" will appear.

b. Choose from the list the item: "Intel ICH5R Driver by 3rd Party (Adaptec)"
and press <ENTER>.

c. From the next screen displayed, choose the OS driver you want to install
and press <Enter>.

d. Insert a formatted diskette into drive A: and press <Enter> as prompted.
e. Exit the program after the process is completed. Then, reboot the system.
f. Insert the Microsoft Windows OS Setup CD in the CD Driver, and the

system will start to boot up from CD.
g. Press the <F6> key when the message-"Press F6 if you need to install a

third party SCSI or RAID driver" displays.
h. When the Windows OS Setup screen appears, press "S" to specify

additional device(s).
i. Insert the driver diskette-"Adaptec Embedded Serial ATA Raid Controller

Driver" into Drive A: and press the <Enter> key.
j. Choose Adaptec Embedded Host Serial ATA Raid Controller from the list

indicated in the Windows OS Setup Screen, and press the <Enter> key.
k. Press the <Enter> key to continue the installation process. (If you need to

specify any additional devices to be installed, do it at this time.) Once all
devices are specified, press the <Enter> key to continue with the installa­tion.

l. From the Windows OS Setup screen, press the <Enter> key. The OS
Setup will automatically load all device files, and, then, continue the Win­dows OS installation.

m. After the Windows OS Installation is completed, the system will auto­matically reboot.