The information in this User’s Manual has been carefully reviewed and is believed to be accurate.
The vendor assumes no responsibility for any inaccuracies that may be contained in this document,
makes no commitment to update or to keep current the information in this manual, or to notify any
person or organization of the updates. Please Note: For the most up-to-date version of this
manual, please see our web site at www.supermicro.com.
SUPER MICRO COMPUTER reserves the right to make changes to the product described in this
manual at any time and without notice. This product, including software, if any, and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any
medium or machine without prior written consent.
IN NO EVENT WILL SUPER MICRO COMPUTER BE LIABLE FOR DIRECT, INDIRECT, SPECIAL,
INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE
OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO SHALL NOT HAVE
LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE
PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING
OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa
Clara County in the State of California, USA. The State of California, County of Santa Clara shall
be the exclusive venue for the resolution of any such disputes. Super Micro's total liability for
all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class
A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide
reasonable protection against harmful interference when the equipment is operated in a commercial
environment. This equipment generates, uses, and can radiate radio frequency energy and, if not
installed and used in accordance with the manufacturer’s instruction manual, may cause harmful
interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at your
own expense.
WARNING: Handling of lead solder materials used in this
product may expose you to lead, a chemical known to
the State of California to cause birth defects and other
reproductive harm.
Manual Revision 1.0c
Release Date: July 31, 2007
Unless you request and receive written permission from SUPER MICRO COMPUTER, you may not
copy any part of this document.
Information in this document is subject to change without notice. Other products and companies
referred to herein are trademarks or registered trademarks of their respective companies or mark
holders.
Notes: i. DIMM slot# indicates a populated DIMM slot; “---“ indicates an unpopulated
DIMM. ii. Both FBD 533 MHz and 667MHz DIMMs are supported, however you must
populate with memory modules of the same speed and type. iii. Interleaved memory
is supported when pairs of DIMM modules are installed. To optimize memory
performance, populate with pairs of memory modules in both Branch 0 and Branch 1.
iv. For memory to work properly, you need to follow these restrictions.
Bank 1
(Channel 0)
---------
---------
------
Bank 2
(Channel 1)
---------------------------------
2A
---------
2A
2A 2B
------
Bank 3
(Channel 2)
---------
3A
3A 3B
------
Bank 4
(Channel 3)
---------
4A
4A 4B
------
Figure 5-3. Installing DIMM into Slot
Notch
Release
Tab
To Install: Insert module vertically and press down until it snaps into place. Pay attention to
the bottom notch.
To Remove: Use your thumbs to gently push each release tab outward to free the DIMM from
the slot.
Note: Notch
should align
with its
receptive point
on the slot
Notch
Release
Tab
5-8
Page 43
Chapter 5: Advanced Serverboard Setup
5-6 Adding PCI Cards
1. PCI Expansion Slots
The X7DBP-i/X7DBP-8 has two Universal PCI expansion slots, which includes two
PCI-Express x8 slots and two PCI-X 133 MHz slots. (On the X7DBP-8, one of the
133 MHz PCI-X slots supports Zero Channel RAID cards.) The SC816A-(R)700/
SC816S-(R)700 chassis can support the use of one standard size PCI-X 133 MHz
or PCI-Express x8 add-on card and one low profi le PCI-X 133 MHz or PCI-Express
x8 add-on card (with pre-installed riser cards).
2.PCI Card Installation
Before installing a PCI add-on card, make sure you install it into the riser card and
slot that supports the speed of the card (see step 1 above). The system should
be powered off when installing cards.
Begin by removing the top chassis cover. Both riser cards are attached to a bracket
that runs length-wise through the chassis. Remove the three screws that secure
the riser cards to the rear of the chassis and the screw that secures the bracket to
the chassis then lift the bracket/riser card assembly from the chassis. Insert the
PCI card(s) into the correct riser slot(s), pushing down with your thumbs evenly on
both sides of the card - note that each add-on card attaches to the riser card with
a single screw. After the card(s) have been installed, position the bracker/riser card
assembly back on the chassis making sure the cards insert properly into the slots
on the board, then secure it with the same four screws you removed previously.
Finish by replacing the chassis cover.
5-9
Page 44
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
5-7 Serverboard Details
Figure 5-4. SUPER X7DBP-8 Layout*
(not drawn to scale)
U320 SCSI CH B
JB1
SUPER X7DBP-8
AIC-7902
JPA2
0~3
COM2
JPA3
JWOL
JWOR
100 MHz PCI-X (ZCR)
JA1
U320 SCSI CH A
PCI-E x8
J18
JPA1
ISATA
JPB1
Speaker
BIOS
133 MHz PCI-X
PCI-E x8
PXH
JBT1
VGA
COM1
ESB2
Battery
JPL1
JPL2
Mouse
ES
1000
JPG1
Key-
board
SIM1U IPMI
DIMM 1B
DIMM 1A
DIMM 2B
DIMM 2A
LAN1LAN2
DIMM 3B
DIMM 3A
USB0/1
DIMM 4B
DIMM 4A
JFDD1
IDE #1
IDE #2
5000P
JCF2
JWF2
JCF1
JWF1
ISATA5
ISATA4
JUSB2
JUSB3
JL1JOH1
CPU 2CPU 1
JPWR1JWR1
JF1
FAN9 /10FAN1/2FAN3/4FAN5/6FA N7/8
JWD
JRST1
Notes:
Jumpers not noted are for test purposes only.
The X7DBP-i shares the same layout but does not include SCSI connections, jumpers or compo-
nents. The IDE#2 slot is for Compact Flash card use only. To use, close jumper JCF2 and connect the
This setting allows the user to enable or disable the function of Parallel ATA. The
options are Disabled, Channel 0, Channel 1, and Both.
Serial ATA
This setting allows the user to enable or disable Serial ATA. The options are
Disabled and Enabled.
Serial ATA RAID Enable
Select Enable to enable Serial ATA RAID Functions. (For the OS environment, use
the RAID driver if this feature is set to Enabled.)
Native Mode Operation
Select the native mode for ATA. The options are: Parallel ATA, Serial ATA, Both
and Auto.
7-5
Page 74
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
System Memory
This display informs you how much system memory is recognized as being present
in the system.
Extended Memory
This display informs you how much extended memory is recognized as being
present in the system.
7-4 Advanced Setup
Choose Advanced from the Phoenix BIOS Setup Utility main menu with the arrow
keys. You should see the following display. The items with a triangle beside them
have sub menus that can be accessed by highlighting the item and pressing <Enter>.
Options for PIR settings are displayed by highlighting the setting option using the
arrow keys and pressing <Enter>. All Advanced BIOS Setup options are described
in this section.
7-6
Page 75
Chapter 7: BIOS
Boot Features
Access the submenu to make changes to the following settings.
Quick Boot Mode
If enabled, this feature will speed up the POST (Power On Self Test) routine by
skipping certain tests after the computer is turned on. The settings are Enabled
and Disabled. If Disabled, the POST routine will run at normal speed.
Quiet Boot Mode
This setting allows you to Enable or Disable the diagnostic screen during
boot-up.
POST Errors
Set to Enabled to display POST Error Messages if such an error occurs during
bootup. If set to Disabled, the system will continue to boot without displaying
any error messages even when a boot error occurs.
Power Button Behavior
If set to Instant-Off, the system will power off immediately as soon as the user
hits the power button. If set to 4-sec., the system will power off when the user
presses the power button for 4 seconds or longer. The options are instant-off
and 4-sec override.
Resume On Modem Ring
Select On to “wake up" your system when an incoming call is received by your
modem. The options are On and Off.
Power Loss Control
This setting allows you to choose how the system will react when power returns
after an unexpected loss of power. The options are Stay Off, Power On, and
Last State.
Watch Dog
If enabled, this option will automatically reset the system if the system is not
active for more than 5 minutes. The options are Enabled and Disabled.
Summary Screen
This setting allows you to Enable or Disable the summary screen which displays
the system confi guration during bootup.
7-7
Page 76
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Memory Cache
Cache System BIOS Area
This setting allows you to designate a reserve area in the system memory to be
used as a System BIOS buffer to allow the BIOS write (cache) its data into this
reserved memory area. Select "Write Protect" to enable this function, and this
area will be reserved for BIOS ROM access only. Select "Uncached" to disable this
function and make this area available for other devices.
Cache Video BIOS Area
This setting allows you to designate a reserve area in the system memory to be
used as a Video BIOS buffer to allow the BIOS write (cache) its data into this
reserved memory area. Select "Write Protect" to enable the function and this area
will be reserved for Video BIOS ROM access only. Select "Uncached" to disable
this function and make this area available for other devices.
Cache Base 0-512K
If enabled, this feature will allow the data stored in the base memory area: block
0-512K to be cached (written) into a buffer, a storage area in the Static DROM
(SDROM) or to be written into the L1, L2 CPU cache to speed up CPU operations.
Select "Uncached" to disable this function. Select "Write Through" to allow data
to be cached into the buffer and written into the system memory at the same
time. Select "Write Protect" to prevent data from being written into the base
memory area of Block 0-512K. Select "Write Back" to allow CPU to write data back
directly from the buffer without writing data to the System Memory for fast CPU
data processing and operation. The options are Uncached, Write Through, Write
Protect, and Write Back.
Cache Base 512K-640K
If enabled, this feature will allow the data stored in the memory area: 512K-640K to
be cached (written) into a buffer, a storage area in the Static DROM (SDROM) or
written into the L1, L2, L3 CPU cache to speed up CPU operations. Select "Uncached"
to disable this function. Select "Write Through" to allow data to be cached into the
buffer and written into the system memory at the same time. Select "Write Protect"
to prevent data from being written into the base memory area of Block 0-512K.
Select "Write Back" to allow CPU to write data back directly from the buffer without
writing data to the System Memory for fast CPU data processing and operation. The
options are Uncached, Write Through, Write Protect, and Write Back.
7-8
Page 77
Chapter 7: BIOS
Cache Extended Memory Area
If enabled, this feature will allow the data stored in the extended memory area to be
cached (written) into a buffer, a storage area in the Static DROM (SDROM) or written
into the L1, L2, L3 CPU cache to speed up CPU operations. Select "Uncached" to
disable this function. Select "Write Through" to allow data to be cached into the
buffer and written into the system memory at the same time. Select "Write Protect"
to prevent data from being written into the base memory area of Block 0-512K.
Select "Write Back" to allow CPU to write data back directly from the buffer without
writing data to the System Memory for fast CPU data processing and operation. The
options are Uncached, Write Through, Write Protect, and Write Back.
Discrete MTRR Allocation
If enabled, MTRRs (Memory Type Range Registers) are confi gured as distinct,
separate units and cannot be overlapped. If enabled, the user can achieve better
graphic effects when using a Linux graphic driver that requires the write-combining
confi guration with 4GB or more memory. The options are Enabled and Disabled.
PCI Confi guration
Access the submenu to make changes to the following settings for PCI devices.
Onboard GLAN1/Onboard GLAN2 (Gigabit LAN) OPROM Confi gure
Enabling this option provides the capability to boot from either LAN port. The
options are Disabled and Enabled.
PCI Parity Error Forwarding
Enable or Disable this option, which forwards PCI parity error information. The
options are Enabled and Disabled.
Reset Confi guration Data
If set to Yes, this setting clears the Extended System Confi guration Data- (ESCD)
area. The options are Yes and No.
Frequency for PCI-X#1
This option allows the user to change the bus frequency for the devices installed
in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66 MHz, PCI-X 66
MHz and PCI-X 100 MHz.
Frequency for PCI-X#2
This option allows the user to change the bus frequency for the devices installed
in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66 MHz, PCI-X 66
Access the submenu for each of these slots to make changes to the following:
Option ROM Scan
When enabled, this setting will initialize the device expansion ROM. The options
are Enabled and Disabled.
Enable Master
This setting allows you to enable the selected device as the PCI bus master.
The options are Enabled and Disabled.
Latency Timer
This setting allows you to set the clock rate for Bus Master. A high-priority, high-
throughout device may benefi t from a greater clock rate. The options are Default,
0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h, and 00E0h. If a drive fails after
the installation of new software, you might want to change this setting and try
again. A different OS requires a different Bus Master clock rate.
Large Disk Access Mode
This setting determines how large hard drives are to be accessed. The options are
DOS or Other (for Unix, Novelle NetWare and other operating systems).
Advanced Chipset Control
Access the submenu to make changes to the following settings.
Warning: Exercise caution when changing the Advanced settings. Incor-
rect values entered may cause a system malfunction. Also, a very high
!
DRAM frequency or incorrect DRAM timing may cause system instability.
If this occurs, revert to the default setting.
SERR Signal Condition
This setting specifi es the ECC Error conditions that an SERR# is to be asserted.
The options are None, Single Bit, Multiple Bit, and Both.
4GB PCI Hole Granularity
This feature allows you to select the granularity of PCI hole for PCI slots. If MTRRs
are not enough, this option may be used to reduce MTRR occupation. The options
are: 256 MB, 512 MB, 1GB and 2GB.
7-10
Page 79
Chapter 7: BIOS
Memory Branch Mode
This option allows BIOS to enumerate Host Mode for Device 16, Function 1, Reg.
40h bit 16 and Reg. 58h [14]. The options are Interleave, Sequential, Mirroring,
and Single Channel 0.
Branch 0 Rank Interleave
Select the interleave for Branch 0 rank. The options are 1:1, 2:1 and 4:1.
Branch 0 Rank Sparing
Select enable to enable the sparing feature for Branch 0 rank. The options are
Enabled and Disabled.
Branch 1 Rank Interleave
Select the interleave for Branch 1 rank. The options are 1:1, 2:1 and 4:1.
Branch 1 Rank Sparing
Select enable to enable the sparing feature for Branch 1 rank. The options are
Enabled and Disabled.
Enhanced x8 Detection
Select Enabled to enable Enhanced x8 DRAM UC Error Detection. The options
are Disabled and Enabled.
Crystal Beach Features
This feature cooperates with Intel's I/O AT (Acceleration Technology) to accelerate the
performance of TOE devices. (A TOE device is a specialized, dedicated processor
that is installed on an add-on card or a network card to handle some or all packet
processing of the add-on card. For this motherboard, the TOE device is built inside
the ESB 2 South Bridge chip.) The options are Enabled and Disabled.
Route Port 80h Cycles to
This feature allows the user to decide which bus to send debug information to. The
options are Disabled, PCI and LPC.
Clock Spectrum Feature
If Enabled, the BIOS will monitor the level of Electromagnetic Interference caused
by the components and will attempt to decrease the interference whenever needed.
The options are Enabled and Disabled.
Enabling Multi-Media Timer
Select Yes to activate a set of timers that are alternative to the traditional 8254
timers for the OS use. The options are Yes and No.
7-11
Page 80
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
USB Function
Select Enabled to enable the function of USB devices specifi ed. The settings are
Enabled and Disabled.
Legacy USB Support
This setting allows you to enable support for Legacy USB devices. The settings
are Enabled and Disabled.
Advanced Processor Options
Access the submenu to make changes to the following settings.
CPU Speed
This is a display that indicates the speed of the installed processor.
Frequency Ratio (Available when supported by the CPU)
The feature allows the user to set the internal frequency multiplier for the CPU.
The options are Default and x6.
Core-Multi-Processing (Available when supported by the CPU)
Set to Enabled to use a processor's second core and beyond. (Please refer to Intel's
web site for more information.) The options are Disabled and Enabled.
Machine Checking (Available when supported by the CPU)
Set to Enabled to activate the function of Machine Checking and allow the CPU to
detect and report hardware (machine) errors via a set of model-specifi c registers
(MSRs). The options are Disabled and Enabled.
Thermal Management 2 (Available when supported by the CPU)
Set to Enabled to use Thermal Management 2 (TM2) which will lower CPU voltage
and frequency when the CPU temperature reaches a predefi ned overheat threshold.
Set to Disabled to use Thermal Manager 1 (TM1), allowing CPU clocking to be
regulated via CPU Internal Clock modulation when the CPU temperature reaches
the overheat threshold.
C1 Enhanced Mode (Available when supported by the CPU)
Set to Enabled to enable Enhanced Halt State to lower CPU voltage/frequency to
prevent overheat. The options are Enabled and Disabled. (Please refer to Intel’s
web site for detailed information.)
Execute Disable Bit (Available when supported by the CPU)
Set to Enabled to enable Execute Disable Bit and allow the processor to classify
areas in memory where an application code can execute and where it cannot, and
thus preventing a worm or a virus from inserting and creating a fl ood of codes to
7-12
Page 81
Chapter 7: BIOS
overwhelm the processor or damage the system during an attack.
Note: this feature is available when your OS and your CPU support the Execute
Disable Bit function.) The options are Disabled and Enabled. (For more information
regarding hardware/software support for this function, please refer to Intel's and
Microsoft's web sites.)
Adjacent Cache Line Prefetch (Available when supported by the CPU)
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options
are Disabled and Enabled.
Hardware Prefetcher (Available when supported by the CPU)
Set to this option to enabled to enable the hardware components that are used in
conjunction with software programs to prefetch data in order to shorten execution
cycles and maximize data processing effi ciency. The options are Disabled and
Enabled.
Intel(R) Virtualization Technology (Available when supported by the
CPU)
Select Enabled to use Virtualization Technology to allow one platform to run multiple
operating systems and applications in independent partitions, creating multiple
"virtual" systems in one physical computer. The options are Enabled and Disabled.
Note: If there is any change tmade o this setting, you will need to power off and
restart the system for the change to take effect. Please refer to Intel’s web site for
detailed information.
Intel EIST Support (Available when supported by the CPU)
Select Enabled to use the Enhanced Intel SpeedStep Technology, which allows the
system to automatically adjust processor voltage and core frequency in an effort
to reduce power consumption and heat dissipation. The options are Enabled and
Disabled. Please refer to Intel’s web site for detailed information.
7-13
Page 82
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
I/O Device Confi guration
Access the submenu to make changes to the following settings.
KBC Clock Input
This setting allows you to select clock frequency for KBC. The options are 6MHz,
8MHz, 12MHz, and 16MHz.
Serial Port A
This setting allows you to assign control of serial port A. The options are Enabled
(user defi ned), Disabled, and Auto (BIOS or OS controlled).
Base I/O Address
This setting allows you to select the base I/O address for serial port A. The
options are 3F8, 2F8, 3E8, and 2E8.
Interrupt
This setting allows you to select the IRQ (interrupt request) for serial port A.
The options are IRQ3 and IRQ4.
Serial Port B
This setting allows you to assign control of serial port B. The options are Enabled
(user defi ned), Disabled, Auto (BIOS controlled) and OS Controlled.
Mode
This setting allows you to set the type of device that will be connected to serial
port B. The options are Normal and IR (for an infrared device).
Base I/O Address
This setting allows you to select the base I/O address for serial port B. The
options are 3F8, 2F8, 3E8 and 2E8.
Interrupt
This setting allows you to select the IRQ (interrupt request) for serial port B.
The options are IRQ3 and IRQ4.
Floppy Disk Controller
This setting allows you to assign control of the fl oppy disk controller. The options
are Enabled (user defi ned), Disabled, and Auto (BIOS and OS controlled).
Base I/O Address
This setting allows you to select the base I/O address for the Floppy port. The
options are Primary and Secondary.
7-14
Page 83
Chapter 7: BIOS
DMI Event Logging
Access the submenu to make changes to the following settings.
Event Log Validity
This is a display to inform you of the event log validity. It is not a setting.
Event Log Capacity
This is a display to inform you of the event log capacity. It is not a setting.
View DMI Event Log
Highlight this item and press <Enter> to view the contents of the event log.
Event Logging
This setting allows you to Enable or Disable event logging.
ECC Event Logging
This setting allows you to Enable or Disable ECC event logging.
Mark DMI Events as Read
Highlight this item and press <Enter> to mark the DMI events as read.
Clear All DMI Event Logs
Select Yes and press <Enter> to clear all DMI event logs. The options are Yes
and No.
Console Redirection
Access the submenu to make changes to the following settings.
COM Port Address
This item allows you to specify to redirect the console to Onboard COM A or
Onboard COM B. This setting can also be Disabled.
BAUD Rate
This item allows you to select the BAUD rate for console redirection. The options
are 300, 1200, 2400, 9600, 19.2K, 38.4K, 57.6K, and 115.2K.
Console Type
This item allows you to choose the console type for console redirection. The options
are VT100, VT100,8bit, PC-ANSI,7bit, PC ANSI, VT100+,
and VT-UTF8.
7-15
Page 84
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Flow Control
This item allows you to choose from the available options to select the fl ow control
for console redirection. The options are: None, XON/XOFF, and CTS/RTS.
Console Connection
This item allows you to choose select the console connection: either Direct or
Via Modem.
Continue CR after POST
Choose whether to continue with console redirection after the POST routine.
The options are On and Off.
Hardware Monitor Logic
CPU Temperature Threshold
This option allows the user to set a CPU temperature threshold that will activate
the alarm system when the CPU temperature reaches this pre-set temperature
threshold. The options are 70
o
C, 75oC, 80oC and 85oC.
Temperature Monitoring (Available if supported by the CPU)
Highlight this and hit <Enter> to see monitor data for the following PECI (Platform
Environment Control Interface) items:
PECI Agent 1 Temperature
PECI Agent 2 Temperature
PECI Agent 3 Temperature
PECI Agent 4 Temperature
System Temperature
Highlight this and hit <Enter> to see monitor data for the following items:
CPU1 Temperature: This item displays CPU1 Temperature.
CPU2 Temperature: This item displays CPU2 Temperature.
LM93 Temperature: This item displays LM93 Temperature.
Fan 1-FAN10: If the Auto Fan Control feature is enabled, BIOS will automatically
display the status of the fans indicated in this item.
Fan Speed Control Modes
This feature allows the user to decide how the system controls the speeds of the
onboard fans. The CPU temperature and the fan speed are correlative. When the
7-16
Page 85
Chapter 7: BIOS
CPU on-die temperature increases, the fan speed will also increase, and vise versa.
If the option is set to “3-pin fan”, the fan speed is controlled by voltage. Select
“Workstation” if your system is used as a Workstation. Select “Server” if your system
is used as a Server. Select “Disable” to disable the fan speed control function to
allow the onboard fans to run at the full speed (12V) at all the time. The options
The following items will be monitored and displayed:
Vcore A
Vcore B
-12V
P1V5
+3.3V
+12V
5Vsb
5VDD
P_VTT
Vbat
7-17
Page 86
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
7-5 Security
Choose Security from the Phoenix BIOS Setup Utility main menu with the arrow
keys. You should see the following display. Security setting options are displayed
by highlighting the setting using the arrow keys and pressing <Enter>. All Security
BIOS settings are described in this section.
Supervisor Password Is:
This displays whether a supervisor password has been entered for the system.
Clear means such a password has not been used and Set means a supervisor
password has been entered for the system.
User Password Is:
This displays whether a user password has been entered for the system. Clear
means such a password has not been used and Set means a user password has
been entered for the system.
Set Supervisor Password
When the item "Set Supervisor Password" is highlighted, hit the <Enter> key. When
prompted, type the Supervisor's password in the dialogue box to set or to change
supervisor's password, which allows access to the BIOS.
7-18
Page 87
Chapter 7: BIOS
Set User Password
When the item "Set User Password" is highlighted, hit the <Enter> key. When
prompted, type the user's password in the dialogue box to set or to change the
user's password, which allows access to the system at boot-up.
Password on Boot
This setting allows you to require a password to be entered when the system
boots up. The options are Enabled (password required) and Disabled (password
not required).
7-6 Boot
Choose Boot from the Phoenix BIOS Setup Utility main menu with the arrow keys.
You should see the following display. Highlighting a setting with a + or - will expand
or collapse that entry. See details on how to change the order and specs of boot
devices in the Item Specifi c Help window. All Boot BIOS settings are described in
this section.
7-19
Page 88
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Boot Priority Order/Excluded from Boot Order.
Use the Up and Down Arrow Keys to select a device. Use a <+> key or a <-> key to
move the device up or down. Use the <f> key or the <r> key to specify the devices.
You can also use the keys indicated above to specify the priority of boot order of
a device or to move items from the category of "Excluded from Boot Order" to the
category of "Boot Priority Order" and vise versa. See details on how to change the
priority of boot order of devices in the "Item Specifi c Help" window.
7-7 Exit
Choose Exit from the Phoenix BIOS Setup Utility main menu with the arrow keys.
You should see the following display. All Exit BIOS settings are described in this
section.
7-20
Page 89
Chapter 7: BIOS
Exit Saving Changes
Highlight this item and hit <Enter> to save any changes you made and to exit the
BIOS Setup utility.
Exit Discarding Changes
Highlight this item and hit <Enter> to exit the BIOS Setup utility without saving any
changes you may have made.
Load Setup Defaults
Highlight this item and hit <Enter> to load the default settings for all items in the
BIOS Setup. These are the safest settings to use.
Discard Changes
Highlight this item and hit <Enter> to discard (cancel) any changes you made.
You will remain in the Setup utility.
Save Changes
Highlight this item and hit <Enter> to save any changes you made. You will remain
in the Setup utility.
7-21
Page 90
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Notes
7-22
Page 91
Appendix A: BIOS POST Messages
Appendix A
BIOS POST Messages
During the Power-On Self-Test (POST), the BIOS will check for problems. If a problem
is found, the BIOS will activate an alarm or display a message. The following is a list
of such BIOS messages.
Failure Fixed Disk
Fixed disk is not working or not confi gured properly. Check to see if fi xed disk is at-
tached properly. Run Setup. Find out if the fi xed-disk type is correctly identifi ed.
Stuck key
Stuck key on keyboard.
Keyboard error
Keyboard not working.
Keyboard Controller Failed
Keyboard controller failed test. May require replacing keyboard controller.
Keyboard locked - Unlock key switch
Unlock the system to proceed.
Monitor type does not match CMOS - Run SETUP
Monitor type not correctly identifi ed in Setup
Shadow Ram Failed at offset: nnnn
Shadow RAM failed at offset nnnn of the 64k block at which the error
was detected.
System RAM Failed at offset: nnnn
System RAM failed at offset nnnn of in the 64k block at which the error
was detected.
Extended RAM Failed at offset: nnnn Extended memory not
working or not confi gured properly at offset nnnn.
System battery is dead - Replace and run SETUP
The CMOS clock battery indicator shows the battery is dead. Replace the battery and
run Setup to reconfi gure the system.
A-1
Page 92
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
System CMOS checksum bad - Default confi guration used
System CMOS has been corrupted or modifi ed incorrectly, perhaps by an application
program that changes data stored in CMOS. The BIOS installed Default Setup Values.
If you do not want these values, enter Setup and enter your own values. If the error
persists, check the system battery or contact your dealer.
System timer error
The timer test failed. Requires repair of system board.
Real time clock error
Real-Time Clock fails BIOS hardware test. May require board repair.
Check date and time settings
BIOS found date or time out of range and reset the Real-Time Clock. May require
setting legal date (1991-2099).
Previous boot incomplete - Default confi guration used
Previous POST did not complete successfully. POST loads default values and offers
to run Setup. If the failure was caused by incorrect values and they are not corrected,
the next boot will likely fail. On systems with control of wait states, improper Setup
settings can also terminate POST and cause this error on the next boot. Run Setup
and verify that the waitstate confi guration is correct. This error is cleared the next
time the system is booted.
Memory Size found by POST differed from CMOS
Memory size found by POST differed from CMOS.
Diskette drive A error
Diskette drive B error
Drive A: or B: is present but fails the BIOS POST diskette tests. Check to see that
the drive is defi ned with the proper diskette type in Setup and that the diskette drive
is attached correctly.
Incorrect Drive A type - run SETUP
Type of fl oppy drive A: not correctly identifi ed in Setup.
Incorrect Drive B type - run SETUP
Type of fl oppy drive B: not correctly identifi ed in Setup.
A-2
Page 93
Appendix A: BIOS POST Messages
System cache error - Cache disabled
RAM cache failed and BIOS disabled the cache. On older boards, check the cache
jumpers. You may have to replace the cache. See your dealer. A disabled cache slows
system performance considerably.
CPU ID:
CPU socket number for Multi-Processor error.
EISA CMOS not writeable
ServerBIOS2 test error: Cannot write to EISA CMOS.
DMA Test Failed
ServerBIOS2 test error: Cannot write to extended DMA (Direct Memory
Access) registers.
Software NMI Failed
ServerBIOS2 test error: Cannot generate software NMI (Non-Maskable
Interrupt).
Fail-Safe Timer NMI Failed
ServerBIOS2 test error: Fail-Safe Timer takes too long.
device Address Confl ict
Address confl ict for specifi ed device.
Allocation Error for: device
Run ISA or EISA Confi guration Utility to resolve resource confl ict for the specifi ed
device.
CD ROM Drive
CD ROM Drive identifi ed.
Entering SETUP ...
Starting Setup program
Failing Bits: nnnn
The hex number nnnn is a map of the bits at the RAM address which failed the memory
test. Each 1 (one) in the map indicates a failed bit. See errors 230, 231, or 232 above
for offset address of the failure in System, Extended, or Shadow memory.
A-3
Page 94
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Fixed Disk n
Fixed disk n (0-3) identifi ed.
Invalid System Confi guration Data
Problem with NVRAM (CMOS) data.
I/O device IRQ confl ict
I/O device IRQ confl ict error.
PS/2 Mouse Boot Summary Screen:
PS/2 Mouse installed.
nnnn kB Extended RAM Passed
Where nnnn is the amount of RAM in kilobytes successfully tested.
nnnn Cache SRAM Passed
Where nnnn is the amount of system cache in kilobytes successfully tested.
nnnn kB Shadow RAM Passed
Where nnnn is the amount of shadow RAM in kilobytes successfully
tested.
nnnn kB System RAM Passed
Where nnnn is the amount of system RAM in kilobytes successfully tested.
One or more I2O Block Storage Devices were excluded from the Setup Boot
Menu
There was not enough room in the IPL table to display all installed I2O block-storage
devices.
Operating system not found
Operating system cannot be located on either drive A: or drive C:. Enter Setup and
see if fi xed disk and drive A: are properly identifi ed.
Parity Check 1 nnnn
Parity error found in the system bus. BIOS attempts to locate the address and display
it on the screen. If it cannot locate the address, it displays ????. Parity is a method
for checking errors in binary data. A parity error indicates that some data has been
corrupted.
A-4
Page 95
Appendix A: BIOS POST Messages
Parity Check 2 nnnn
Parity error found in the I/O bus. BIOS attempts to locate the address and display it
on the screen. If it cannot locate the address, it displays ????.
Press <F1> to resume, <F2> to Setup, <F3> for previous
Displayed after any recoverable error message. Press <F1> to start the boot process
or <F2> to enter Setup and change the settings. Press <F3> to display the previous
screen (usually an initialization error of an Option ROM, i.e., an add-on card). Write
down and follow the information shown on the screen.
Press <F2> to enter Setup
Optional message displayed during POST. Can be turned off in Setup.
PS/2 Mouse:
PS/2 mouse identifi ed.
Run the I2O Confi guration Utility
One or more unclaimed block storage devices have the Confi guration Request bit set
in the LCT. Run an I2O Confi guration Utility (e.g. the SAC utility).
System BIOS shadowed
System BIOS copied to shadow RAM.
UMB upper limit segment address: nnnn
Displays the address nnnn of the upper limit of Upper Memory Blocks, indicating
released segments of the BIOS which can be reclaimed by a virtual memory man-
ager.
Video BIOS shadowed
Video BIOS successfully copied to shadow RAM.
A-5
Page 96
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
Notes
A-6
Page 97
Appendix B: BIOS POST Codes
Appendix B
BIOS POST Codes
This section lists the POST (Power On Self Test) codes for the PhoenixBIOS. POST
codes are divided into two categories: recoverable and terminal.
Recoverable POST Errors
When a recoverable type of error occurs during POST, the BIOS will display an
POST code that describes the problem. BIOS may also issue one of the follow-
ing beep codes:
1 long and two short beeps - video confi guration error
1 repetitive long beep - no memory detected
Terminal POST Errors
If a terminal type of error occurs, BIOS will shut down the system. Before doing so,
BIOS will write the error to port 80h, attempt to initialize video and write the error
in the top left corner of the screen.
The following is a list of codes that may be written to port 80h.
POST Code Description
02h Verify Real Mode
03h Disable Non-Maskable Interrupt (NMI)
04h Get CPU type
06h Initialize system hardware
07h Disable shadow and execute code from the ROM.
08h Initialize chipset with initial POST values
09h Set IN POST fl ag
0Ah Initialize CPU registers
0Bh Enable CPU cache
0Ch Initialize caches to initial POST values
0Eh Initialize I/O component
0Fh Initialize the local bus IDE
10h Initialize Power Management
11h Load alternate registers with initial POST values
12h Restore CPU control word during warm boot
13h Initialize PCI Bus Mastering devices
14h Initialize keyboard controller
B-1
Page 98
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
POST Code Description
16h 1-2-2-3 BIOS ROM checksum
17h Initialize cache before memory Auto size
18h 8254 timer initialization
1Ah 8237 DMA controller initialization
1Ch Reset Programmable Interrupt Controller
20h 1-3-1-1 Test DRAM refresh
22h 1-3-1-3 Test 8742 Keyboard Controller
24h Set ES segment register to 4 GB
28h Auto size DRAM
29h Initialize POST Memory Manager
2Ah Clear 512 kB base RAM
2Ch 1-3-4-1 RAM failure on address line xxxx*
2Eh 1-3-4-3 RAM failure on data bits xxxx* of low byte of memory bus
2Fh Enable cache before system BIOS shadow
32h Test CPU bus-clock frequency
33h Initialize Phoenix Dispatch Manager
36h Warm start shut down
38h Shadow system BIOS ROM
3Ah Auto size cache
3Ch Advanced confi guration of chipset registers
3Dh Load alternate registers with CMOS values
41h Initialize extended memory for RomPilot
42h Initialize interrupt vectors
45h POST device initialization
46h 2-1-2-3 Check ROM copyright notice
47h Initialize I20 support
48h Check video confi guration against CMOS
49h Initialize PCI bus and devices
4Ah Initialize all video adapters in system
4Bh QuietBoot start (optional)
4Ch Shadow video BIOS ROM
4Eh Display BIOS copyright notice
4Fh Initialize MultiBoot
50h Display CPU type and speed
51h Initialize EISA board
52h Test keyboard
54h Set key click if enabled
55h Enable USB devices
58h 2-2-3-1 Test for unexpected interrupts
59h Initialize POST display service
5Ah Display prompt “Press F2 to enter SETUP”
B-2
Page 99
Appendix B: BIOS POST Codes
POST Code Description
5Bh Disable CPU cache
5Ch Test RAM between 512 and 640 kB
60h Test extended memory
62h Test extended memory address lines
64h Jump to UserPatch1
66h Confi gure advanced cache registers
67h Initialize Multi Processor APIC
68h Enable external and CPU caches
69h Setup System Management Mode (SMM) area
6Ah Display external L2 cache size
6Bh Load custom defaults (optional)
6Ch Display shadow-area message
6Eh Display possible high address for UMB recovery
70h Display error messages
72h Check for confi guration errors
76h Check for keyboard errors
7Ch Set up hardware interrupt vectors
7Dh Initialize Intelligent System Monitoring
7Eh Initialize coprocessor if present
80h Disable onboard Super I/O ports and IRQs
81h Late POST device initialization
82h Detect and install external RS232 ports
83h Confi gure non-MCD IDE controllers
84h Detect and install external parallel ports
85h Initialize PC-compatible PnP ISA devices
86h Re-initialize onboard I/O ports.
87h Confi gure Motherboard Confi gurable Devices (optional)
88h Initialize BIOS Data Area
89h Enable Non-Maskable Interrupts (NMIs)
8Ah Initialize Extended BIOS Data Area
8Bh Test and initialize PS/2 mouse
8Ch Initialize fl oppy controller
8Fh Determine number of ATA drives (optional)
90h Initialize hard-disk controllers
91h Initialize local-bus hard-disk controllers
92h Jump to UserPatch2
93h Build MPTABLE for multi-processor boards
95h Install CD ROM for boot
96h Clear huge ES segment register
97h Fix up Multi Processor table
98h 1-2 Search for option ROMs. One long, two short
beeps on checksum failure
B-3
Page 100
S
UPERSERVER 6015P-T(R)/6015P-8(R) User's Manual
POST Code Description
99h Check for SMART Drive (optional)
9Ah Shadow option ROMs
9Ch Set up Power Management
9Dh Initialize security engine (optional)
9Eh Enable hardware interrupts
9Fh Determine number of ATA and SCSI drives
A0h Set time of day
A2h Check key lock
A4h Initialize typematic rate
A8h Erase F2 prompt
AAh Scan for F2 key stroke
ACh Enter SETUP
AEh Clear Boot fl ag
B0h Check for errors
B1h Inform RomPilot about the end of POST.
B2h POST done - prepare to boot operating system
B4h 1 One short beep before boot
B5h Terminate QuietBoot (optional)
B6h Check password (optional)
B7h Initialize ACPI BIOS
B9h Prepare Boot
BAh Initialize SMBIOS
BBh Initialize PnP Option ROMs
BCh Clear parity checkers
BDh Display MultiBoot menu
BEh Clear screen (optional)
BFh Check virus and backup reminders
C0h Try to boot with INT 19
C1h Initialize POST Error Manager (PEM)
C2h Initialize error logging
C3h Initialize error display function
C4h Initialize system error handler
C5h PnPnd dual CMOS (optional)
C6h Initialize note dock (optional)
C7h Initialize note dock late
C8h Force check (optional)
C9h Extended checksum (optional)
CAh Redirect Int 15h to enable remote keyboard
CBh Redirect Int 13h to Memory Technologies Devices such as
ROM, RAM, PCMCIA, and serial disk
CCh Redirect Int 10h to enable remote serial video
B-4
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.