The information in this User’s Manual has been carefully reviewed and is believed to be accurate.
The vendor assumes no responsibility for any inaccuracies that may be contained in this document,
makes no commitment to update or to keep current the information in this manual, or to notify any
person or organization of the updates. Please Note: For the most up-to-date version of this
manual, please see our web site at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product
described in this manual at any time and without notice. This product, including software, if any,
and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or
reduced to any medium or machine without prior written consent.
IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT,
SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE
USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF
THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC.
SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED
WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING,
INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa
Clara County in the State of California, USA. The State of California, County of Santa Clara shall
be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for
all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class
A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide
reasonable protection against harmful interference when the equipment is operated in a commercial
environment. This equipment generates, uses, and can radiate radio frequency energy and, if not
installed and used in accordance with the manufacturer’s instruction manual, may cause harmful
interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at your
own expense.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate
warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate
Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”
WARNING: Handling of lead solder materials used in this
product may expose you to lead, a chemical known to
the State of California to cause birth defects and other
reproductive harm.
Revision Number: 1.0c
Release Date: Nov. 3, 2008
Unless you request and receive written permission from Super Micro Computer, Inc., you may not
copy any part of this document.
Information in this document is subject to change without notice. Other products and companies
referred to herein are trademarks or registered trademarks of their respective companies or mark
holders.
*Intel 82573 Platform LAN Connect (PLC) PCI Design
*Low Pin Count (LPC) Interface
1-9
Page 16
PDSMA+User’s Manual
1-3 Special Features
Recovery from AC Power Loss
BIOS provides a setting for you to determine how the system will respond when AC
power is lost and then restored to the system. You can choose for the system to
remain Powered Off (in which case you must hit the power switch to turn it back on
when the power is restored.) You can also select "Last State" from the Advanced
BIOS Setup section. In this case, the system will be restored to its original state
before the power outage. The default setting is Last State.
1-4 PC Health Monitoring
This section describes the PC health monitoring features of the PDSMA+. The
motherboard has an onboard System Hardware Monitor chip that supports PC
health monitoring.
Onboard Voltage Monitors for the CPU Cores, Chipset Voltage
(+1.5V), Memory Voltage (+1.8V), +3.3V, +3.3V Standby, +5V, +5V
Standby, +12V, −12V, VTT FSB and VBAT.
The onboard voltage monitor will scan these voltages continuously. Once a voltage
becomes unstable, it will give a warning or send an error message to the screen.
The user can adjust the voltage thresholds to defi ne the sensitivity of the voltage
monitor.
Fan Status Monitor with Firmware Speed Control
The PC health monitor can check the RPM status of the cooling fans. The onboard
fans are controlled by Thermal Management via BIOS.
CPU Overheat/Fan Fail LED and Control
This feature is available when the user enables the CPU overheat warning option
in the BIOS. This allows the user to defi ne an overheat temperature. When this
temperature reaches the threshold, the CPU thermal trip feature will be activated
and it will send a signal to the Speaker LED and, at the same time, the CPU speed
will decrease. It will also activate the alarm if a fan failure occurs.
1-10
Page 17
Chapter 1: Introduction
1-5 Power Confi guration Settings
This section describes the features of Power Confi guration and Power Management
of your motherboard.
Slow Blinking LED for Suspend-State Indicator
When the CPU goes into a suspend state, the chassis power LED will start blinking
to indicate that the CPU is in the suspend mode. When the user presses any key, the
CPU will "wake-up" and the LED will automatically stop blinking and is turned on.
BIOS Support for USB Keyboard
If the USB keyboard is the only keyboard in the system, it will function like a normal
keyboard during system boot-up.
Main Switch Override Mechanism
When an ATX power supply is used, the power button can function as a system
suspend button. When the user presses the power button, the system will enter
a SoftOff state. The monitor will be suspended and the hard drive will spin down.
Press the power button again to "wake-up" the whole system. During the SoftOff
state, the ATX power supply provides power to the required circuitry and keep the
system "alive." In case the system malfunctions and you want to turn off the power,
just press and hold the power button for 4 seconds. The power will turn off and no
power will be provided to the motherboard.
Wake-On-Ring (WOR)
Wake-up events can be triggered by a device such as the external modem ringing
when the system is in the SoftOff state. Note that external modem ring-on can only
be used with an ATX 2.01 (or above) compliant power supply.
Wake-On-LAN (WOL)
Wake-On-LAN is defi ned as the ability of a management application to remotely
power up a computer that is powered off. Remote PC setup, up-dates and asset
tracking can occur after hours and on weekends so that daily LAN traffi c is kept
to a minimum and users are not interrupted. The motherboard has a 3-pin header
(WOL) to connect to the 3-pin header on a Network Interface Card (NIC) that has
WOL capability. In addition, an onboard LAN controller can also support WOL
without any connection to the WOL header. The 3-pin WOL header is to be used
with a LAN add-on card only.
Note: Wake-On-LAN requires an ATX 2.01 (or above) compliant power supply.
1-11
Page 18
PDSMA+User’s Manual
1-6 ACPI Features
ACPI stands for Advanced Confi guration and Power Interface. The ACPI specifi ca-
tion defi nes a fl exible and abstract hardware interface that integrates power man-
agement features with other components of a PC system, including its hardware,
operating system and application software. This enables the system to automati-
cally turn on and off peripherals such as CD-ROMs, network cards, hard disk drives
and printers. This also includes other devices connected to the PC such as VCRs,
TVs, telephones and stereos.
In addition to enabling operating system-directed power management, ACPI
provides a generic system event mechanism for Plug and Play and an operating
system-independent interface for confi guration control. ACPI leverages the Plug
and Play BIOS data structures while providing a processor architecture-indepen-
dent implementation that is compatible with both Windows and Linux Operating
Systems.
1-7 Power Supply
As with all computer products, a stable power source is necessary for proper and
reliable operation. It is even more important for processors that have high CPU
clock rates of 1 GHz and faster.
The
power supplies generally meet the specifi cations required by the CPU, some are
inadequate. A 2 amps of current supply on a 5V Standby rail is strongly recom-
mended. It is strongly recommended that you use a high quality power supply that
meets ATX power supply Specifi cation 2.02 or above. Also your power supply must
supply 1.5A for the Ethernet ports. It must also be SSI compliant (info at http://www.
ssiforum.org/). Additionally, in areas where noisy power transmission is present,
you may choose to install a line fi lter to shield the computer from noise. It is recom-
mended that you also install a power surge protector to help avoid problems caused
by power surges. To provide adequate power supply to the system, the additional
8-pin 12V power is also required.
PDSMA+ accommodates 12V ATX power supplies. Although most
1-12
Page 19
Chapter 2: Installation
Chapter 2
Installation
2-1 Static-Sensitive Devices
Electro-Static-Discharge (ESD) can damage electronic com ponents. To prevent
damage to your system board, it is important to handle it very carefully. The following
measures are generally suffi cient to protect your equipment from ESD.
Precautions
• Use a grounded wrist strap designed to prevent static discharge.
• Touch a grounded metal object before removing the board from the antistatic
bag.
• Handle the board by its edges only; do not touch its components, peripheral
chips, memory modules or gold contacts.
• When handling chips or modules, avoid touching their pins.
• Put the motherboard and peripherals back into their antistatic bags when not in
use.
• For grounding purposes, make sure your computer chassis provides excellent
conductivity between the power supply, the case, the mounting fasteners and
the motherboard.
• Use only the correct type of onboard CMOS battery. Do not install the onboard
upside down battery to avoid possible explosion.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When
unpacking the board, make sure the person handling it is static protected.
2-1
Page 20
PDSMA+ User's Manual
!
2-2 Processor and Heatsink Fan Installation
When handling the processor package, avoid placing
direct pressure on the label area of the fan.
(Notes: 1. Always connect the power cord last and always remove it before adding,
removing or changing any hardware components. Make sure that you install the
processor into the CPU socket before you install the CPU heatsink.
2. Intel's boxed Pentium 4 CPU package contains the CPU fan and heatsink as-
sembly. If you buy a CPU separately, make sure that you use only Intel-certifi ed
multi-directional heatsink and fan.
3. The Intel Pentium 4 LGA 775 heatsink and fan comes with a push-pin design
and no tool is needed for installation.
4. Make sure to install the motherboard into the chassis before you install the CPU
heatsink and fan.)
5. When purchasing an LGA 775 CPU or when receiving a motherboard with an LGA
775 CPU pre-installed, make sure that the CPU plastic cap is in place and none of
the CPU pins are bent; otherwise, contact the retailer immediately.
6. Refer to the MB Features Section for more details on CPU support.
Installation of the LGA775 Processor
Socket Lever
Load Plate
1. Press the socket lever to release
the load plate, which covers the CPU
socket, from its locking position.
2. Gently lift the socket lever to open
the load plate.
Load Plate
2-2
Page 21
Chapter 2: Installation
!
3. Locate Pin 1 on the CPU socket. (*Note:
Pin 1 is the corner marked with a triangle).
Please note that the North Key and the
South Key are located vertically in the
CPU housing.
4. Position the motherboard in such a way
that Pin 1 of the CPU socket is located at
the left bottom of the CPU housing.
5. Use your thumb and your index fi nger to
hold the CPU at the North Center Edge and
the South Center Edge of the CPU.
6. Align Pin 1 of the CPU with Pin 1 of the
socket. Once aligned, carefully lower the
CPU straight down to the socket. (**Do not
drop the CPU on the socket. Do not move
the CPU horizontally or vertically. Do not
rub the CPU against the surface or against
any pins of the socket to avoid damage to
the CPU or the socket.)
North Key
Pin 1
South Key
North Center Edge
South Center Edge
7. With the CPU inside the socket, inspect
the four corners of the CPU to make sure
that the CPU is properly installed.
8. Use your thumb to gently push the lever
down and lock it in the hook.
9. If the CPU is properly installed into the
socket, the plastic cap will be automatically
released from the load plate when the lever
is pushed into the hook. Remove the plastic
cap from the motherboard.
(*Warning: Please keep the plastic
cap. The motherboard and the CPU
must be shipped with the plastic cap prop-
erly installed to protect the CPU pins. Ship-
ment without the CPU plastic cap properly
installed will void the warranty.)
Plastic cap is released
from the load plate if
CPU properly installed.
Socket
Lever
CPU in the CPU socket
2-3
Page 22
PDSMA+ User's Manual
Installation of the Heatsink
1. Locate the CPU Fan on the mother-
board. (Refer to the layout on the right
for the CPU Fan location.)
2. Position the heatsink in such a way
that the heatsink fan wires are closest
to the CPU fan and are not interfered
with other components.
3. Inspect the CPU Fan wires to make
sure that the wires are routed through
the bottom of the heatsink.
4. Remove the thin layer of the protec-
tive fi lm from the copper core of the
heatsink.
Thermal Grease
(*Warning: CPU overheat may occur if
the protective fi lm is not removed from
the heatsink.)
5. Apply the proper amount of thermal
grease on the CPU. (*Note: if your
heatsink came with a thermal pad,
please ignore this step.)
6. If necessary, rearrange the wires
to make sure that the wires are not
pinched between the heatsink and the
CPU. Also make sure to keep clear-
ance between the fan wires and the
fi ns of the heatsink.
7. Align the four heatsink fasteners
with the mounting holes on the mother-
board. Gently push the pairs of diago-
nal fasteners (#1 & #2, and #3 & #4)
into the mounting holes until you hear a
click. (*Note: Make sure to orient each
fastener in a way that the narrow end of
the groove is pointing outward.)
CPU
Fan Wires
Heatsink Fins
Heatsink
Fastener
#1
#4
#3
#2
Narrow end of the groove
points outward
2-4
Page 23
8. Repeat Step 6 to insert all four heatsink
fasteners into the mounting holes.
9. Once all four fasteners are securely
inserted into the mounting holes and the
heatsink is properly installed on the moth-
erboard, connect the heatsink fan wires to
the CPU Fan connector.
Heatsink Removal
1. Unplug the power cord from the power
supply.
2. Disconnect the heatsink fan wires from the
CPU fan header.
3. Use your fi nger tips to gently press on the
fastener cap and turn it counterclockwise
to make a 1/4 (90
fastener upward to loosen it.
0
) turn, and then pull the
Chapter 2: Installation
4. Repeat Step 3 to loosen all fasteners from
the mounting holes.
5. With all fasteners loosened, remove the
heatsink from the CPU.
2-3 Mounting the Motherboard in the Chassis
All motherboards have standard mounting holes to fi t different types of chassis.
Make sure that the locations of all mounting holes for the motherboard and the
chassis match. Although a chassis may have both plastic and metal mounting
fasteners, metal ones are highly recommended because they ground the mother-
board to the chassis. Make sure that the metal standoffs click in or are screwed in
tightly. Then use a screwdriver to secure the motherboard onto the motherboard
tray. (*Note: some components are near to the mounting holes. Please take all
necessary precautionary measures to prevent damage done to these components
when installing the motherboard into the chassis.)
2-5
Page 24
PDSMA+ User's Manual
2-4 Installing DDR2 Memory
Memory Module Installation (See Figure 2-2)
Exercise extreme care when installing or removing memory modules
to prevent any possible damage.
1. Insert each DDR2 memory module vertically into its slot. Pay attention to the
notch along the bottom of the module to prevent inserting the module incor-
rectly. (See support information below.)
2. Gently press down on the memory module until it snaps into place.
Support
The PDSMA+ supports Dual channel, ECC/Non-ECC unbuffered DDR2
667/533/400 SDRAM. Both interleaved and non-interleaved memory are
supported, so you may populate any number of DIMM slots. (Populating
DIMM#1A,DIMM#1B, and/or DIMM#2A,DIMM#2B with memory modules
of the same size and of the same type will result in dual channel, two-way
interleaved memory which is faster than the single channel, non-interleaved
memory. When ECC memory is used, it may take 25-40 seconds for the VGA
to display.)
*Notes:
1. Due to chipset limitation, 8GB Memory can only be supported by the following
operating systems:
32-Bit: Windows 2000 Advanced Server, Windows Server 2003 Enterprise
Edition;
64-Bit: Windows Server 2003 Standard x64 Edition, Windows XP Professional
x64 Edition, Windows Server 2003 Enterprise x64 Edition.
2. You may install a maximum of 2GB DIMMs on each slot; however, only DDR2
533 MHz 2GB density modules are available for this confi guration.
3. Some old-version of DDR2-667 may not match Intel's On-Die-Temperature re-
quirement and will automatically down-grade to run @ 533 MHz, If this occurs,
contact your memory vendor to check the ODT value.
4. Due to memory allocation to system devices, memory remaining available for
operational use will be reduced when 4 GB of RAM is used. The reduction in
memory availability is disproportional. (Refer to the Memory Availability Table
below for details.)
2-6
Page 25
Chapter 2: Installation
Possible System Memory Allocation & Availability
System DeviceSizePhysical Memory
Firmware Hub fl ash memory
(System BIOS)
Local APIC4 KB3.99
Area Reserved for the
chipset
I/O APIC (4 Kbytes)4 KB3.99
PCI Enumeration Area 1256 MB3.76
PCI Express (256 MB)256 MB3.51
PCI Enumeration Area 2
(if needed) -Aligned on
256-MB boundary-
VGA Memory16 MB2.85
TSEG1 MB2.84
Memory available to OS
applications
1 MB3.99
2 MB3.99
512 MB3.01
Remaining (-Available)
(4 GB Total System Memory)
2.84
Figure 2-2. Installing DIMM into Slot
To Install:
Insert module vertically and press down
until it snaps into
place. Pay attention
to the notch.
To Remove:
Use your thumbs to gently
push each release tab
outward to release the DIMM
from the slot.
DDR2
Top View Of DDR2 Slot
2-7
Page 26
PDSMA+ User's Manual
n
1
2
3
4
5
6
7
8
2-5 Control Panel Connectors/IO Ports
The I/O ports are color coded in conformance with the PC 99 specifi cation. See
Figure 2-3 below for the colors and locations of the various I/O ports.
A. Back Panel Connectors/IO Ports
®
UPER PDSMA+
S
Back Panel Connectors
1. Keyboard (Purple)
2. PS/2 Mouse (Green)
3. Back Panel USB Port 1
4. Back Panel USB Port 2
5. COM Port 1 (Turquoise)
6. VGA Port (Blue)
7. Gigabit LAN 1
8. Gigabit LAN 2
B. Front Control Panel
Figure 2-3. I/O Port Locations and Defi nitions
JF1 contains header pins for various buttons and indicators that are normally located
on a control panel at the front of the chassis. These connectors are designed specifi -
cally for use with Supermicro server chassis. See Figure 2-4 for the descriptions of
the various control panel buttons and LED indicators. Refer to the following section
for descriptions and pin defi nitions.
®
UPER PDSMA+
S
OH/Fan Fail LED
Figure 2-4. JF1 Header Pins
1920
Ground
X
Power LED
HDD LED
NIC1 LED
NIC2 LED
X
Ground
Ground
2
Reset
PWR
1
NMI
X
Vcc
Vcc
Vcc
Vcc
Vcc
Vcc
Reset Button
Power Butto
2-8
Page 27
n
C. Front Control Panel Pin Defi nitions
Chapter 2: Installation
NMI Button
The non-maskable interrupt button
header is located on pins 19 and 20
of JF1. Refer to the table on the right
for pin defi nitions.
Power LED
The Power LED connection is located
on pins 15 and 16 of JF1. Refer to the
table on the right for pin defi nitions.
NMI Button
Pin Defi nitions (JF1)
Pin# Defi nition
19Control
20Ground
Power LED
Pin Defi nitions (JF1)
Pin# Defi nition
15+5V
16Ground
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
2
4
-Pin AT
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
X
Fan2
PW
R
Fan3
JWF1
*Compact Flash only
Fan4
2-9
Fan1
Power LED
B
HDD LED
NIC1 LED
FP CTRL
NIC2 LED
OH/Fan Fail LED
Primary IDE
Ground
X
X
Ground
Ground
A. NMI
B. PWR LED
2
1920
NMI
A
X
Vcc
Vcc
Vcc
Vcc
Vcc
Vcc
Reset
Reset Button
Power Butto
PWR
1
Page 28
PDSMA+ User's Manual
n
HDD LED
The HDD LED connection is located
on pins 13 and 14 of JF1. Attach the
hard drive LED cable here to display
disk activities (including Serial ATA
and IDE drive activities). See the
table on the right for pin defi nitions.
NIC1/NIC2 LED Indicators
The NIC (Network Interface Control-
ler) LED connections for the GLAN
port1 is located on pins 11 and 12 of
JF1, and for the GLAN port2 is lo-
cated on pins 9 and 10 of JF1. Attach
the NIC LED cables to display network
activities. Refer to the tables on the
right for pin defi nitions.
HDD LED
Pin Defi nitions (JF1)
Pin# Defi nition
13+5V
14HD Active
GLAN1/2 LED
Pin Defi nitions (JF1)
Pin# Defi nition
9/11Vcc
10/12Ground
A. HDD LED
B. GLAN1 LED
C. GLAN2 LED
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
JBT1
USB3/4
8-pin PWR
PXH-V
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
ICH7R
South Bridge
JP3
JWOR
JL1
JWD
JPF
2
LE1
4
-Pin AT
JLED
IPMI 2.0
SATA0
SATA1
BIOS
Battery
SATA2
SATA3
X
Fan2
PW
R
Fan3
JWF1
*Compact Flash only
Fan4
2-10
Fan1
FP CTRL
Primary IDE
Ground
X
Power LED
A
HDD LED
NIC1 LED
B
C
NIC2 LED
OH/Fan Fail LED
Ground
Ground
1920
NMI
X
Vcc
Vcc
Vcc
Vcc
Vcc
X
2
Vcc
Reset
Reset Button
Power Butto
PWR
1
Page 29
Chapter 2: Installation
n
Overheat/FanFail LED
Connect an LED cable to the OH/Fan
Fail connection on pins 7 and 8 of
JF1 to provide an advanced warning
of chassis overheating or system fan
failure. Refer to the table on the right
for pin defi nitions.
Reset Button
The Reset Button connection is lo-
cated on pins 3 and 4 of JF1. Attach
it to the hardware reset switch on the
computer case. Refer to the table on
the right for pin defi nitions.
OH/Fan Fail Indicator
Status
State Defi nition
OffNormal
OnOverheat
Flash-
Fan Fail
ing
Reset Button
Pin Defi nitions (JF1)
Pin# Defi nition
3Reset
4Ground
OH/Fan Fail LED
Pin Defi nitions (JF1)
Pin# Defi nition
7Vcc
8Ground
A. OH/Fan Fail LED
B. Reset LED
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
2
4
-Pin AT
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
X
Fan2
PW
R
Fan3
JWF1
*Compact Flash only
Fan4
Fan1
FP CTRL
A
OH/Fan Fail LED
Primary IDE
2-11
Ground
Power LED
HDD LED
NIC1 LED
NIC2 LED
Ground
Ground
1920
NMI
X
X
Vcc
Vcc
Vcc
Vcc
Vcc
X
Vcc
B
Reset
Reset Button
Power Butto
PWR
2
1
Page 30
PDSMA+ User's Manual
n
Power Button
The Power Button connection is
located on pins 1 and 2 of JF1. Mo-
mentarily contacting both pins will
power on/off the system. This button
can also be confi gured to function
as a suspend button (with a setting
in BIOS - see Chapter 4). To turn
off the power when set to suspend
mode, press the button for at least 4
seconds. Refer to the table on the
right for pin defi nitions.
Power Button
Pin Defi nitions (JF1)
Pin# Defi nition
1Signal
2+3V Standby
KB/MS
USB 1/2
COM1
VGA
JLAN1
JLAN2
®
UPER PDSMA+
S
JPG1
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
COM2
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
JBT1
USB3/4
8-pin PWR
PXH-V
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
ICH7R
South Bridge
JP3
JWOR
JL1
JWD
JPF
2
LE1
4
-Pin AT
JLED
IPMI 2.0
SATA0
SATA1
BIOS
Battery
SATA2
SATA3
X
Fan2
PW
R
Fan3
JWF1
*Compact Flash only
Fan4
2-12
Fan1
FP CTRL
Primary IDE
Ground
X
Power LED
HDD LED
NIC1 LED
NIC2 LED
OH/Fan Fail LED
Ground
Ground
A. PWR Button
1920
NMI
X
Vcc
Vcc
Vcc
Vcc
Vcc
X
Vcc
Reset
Reset Button
A
Power Butto
PWR
2
1
Page 31
Chapter 2: Installation
2-6 Connecting Cables
ATX Power Connector
The main power supply connector
(JPW1) on the PDSMA+ meets the
SSI (Superset ATX) specifi cation. You
can only use a 24-pin power supply
cable on the motherboard. Make sure
that the orientation of the connector is
correct. You must also use the 8-pin
(JPW2) processor power connector
for adequate power supply to the
system (*See below.) See the table
on the right for pin defi nitions.
Processor Power Connector
In addition to the Primary ATX power
connector (above), the 12V 8-pin
Processor power connector at JPW2
must also be connected to your power
supply to provide adequate power
supply to the system.
ATX Power 24-pin Connector
Pin Defi nitions
Pin# Defi nition Pin # Defi nition
13+3.3V1+3.3V
14-12V2+3.3V
15COM3COM
16PS_ON4+5V
17COM5COM
18COM6+5V
19COM7COM
20Res (NC)8PWR_OK
21+5V95VSB
22+5V10+12V
23+5V11+12V
24COM12+3.3V
Secondary Power
Connector
Pin Defi nitions
Pins Defi nition
1 through 4Ground
5 through 8+12V
KB/MS
USB 1/2
COM1
VGA
JLAN1
JLAN2
®
JPG1
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW
(CPUFan)
Fan6
J9
4
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
B
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-
Pin A
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
A
T
X PWR
Fan2
BIOS
Battery
SATA2
SATA3
2-13
Fan1
RL
CT
P
F
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
A. 24-Pin ATX PWR
B. 8-Pin 12V PWR
Page 32
PDSMA+ User's Manual
Serial Ports
Two serial headers: COM1 (J31),
COM2 are included on the mother-
board. COM1 (J31) is a port located
next to VGA port. See the table on the
right for pin defi nitions.
Chassis Intrusion
A Chassis Intrusion header is located
at JL1. Attach the appropriate cable
to inform you of a chassis intrusion.
Serial Port Pin Defi nitions
(COM1/COM2)
Pin # Defi nitionPin # Defi nition
1CD6DSR
2RD7RTS
3TD8CTS
4DTR9 RI
5Ground10NC
Note: Pin 10 is included on the header but not on
the port. NC indicates no connection.
Chassis Intrusion
Pin Defi nitions (JL1)
Pin# Defi nition
1Intrusion Input
2Ground
KB/MS
USB 1/2
A
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
B
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-Pin ATX PWR
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
C
SATA1
JLED
BIOS
Battery
SATA2
SATA3
Fan2
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
2-14
A. COM1
B. COM2
C. Chassis Intrusion
Page 33
Chapter 2: Installation
Universal Serial Bus (USB)
Two Universal Serial Bus ports (USB
1/2) are located at (J15) on the I/O
back panel. Additional four USB ports
(USB 3/4, USB 5/6) located are at
J46 and J45 on the motherboard.
These ports can be used to provide
front side chassis access (cables not
included). See the tables on the right
for pin defi nitions.
Back Panel USB
(USB 1/2)
Pin# Defi nitions
1+5V
2PO-
3PO+
4Ground
5N/A
Front Panel USB
Pin Defi nitions (USB 3/4/5/6)
USB 3/5
Pin # Defi nition
USB 4/6
Pin # Defi nition
1+5V1+5V
2PO-2PO-
3PO+3PO+
4Ground4Ground
5Key5No connection
GLAN (Giga-bit Ethernet
Ports)
Two G-bit Ethernet ports (GLAN) are
located next to the VGA port on the
IO backplane. This port accepts RJ45
type cables.
PW
KB/MS
USB 1/2
A
JPG1
COM1
VGA
B
JLAN1
JLAN2
C
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
(CPUFan)
Fan6
J9
4
PW3
CPU
LGA 775
SPKR
WOL
JPR1
E
USB5/6
LE3
LE4
PXH-V
D
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
Intel 3000
North Bridge
JWD
JPF
24-Pin ATX PWR
Fan2
JLED
IPMI 2.0
BIOS
Battery
SATA0
SATA2
LE1
SATA3
SATA1
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
A. USB 1/2
B. GLAN1
C. GLAN2
D. FP USB3/4
E. FP USB5/6
2-15
Page 34
PDSMA+ User's Manual
ATX PS/2 Keyboard and
PS/2 Mouse Ports
The ATX PS/2 keyboard and PS/2
mouse are located next to the Back
Panel USB ports on the motherboard.
See the table at right for pin defi ni-
tions. (Note: NC=No connection.)
Speaker Connector
PS/2 Keyboard and
Mouse Port Pin
Defi nitions
Pin# Defi nition
1Data
2NC
3Ground
4VCC
5Clock
Speaker Connector (J9)
The speaker connector, located at
J9, allows you to choose using the
internal or an external speaker. For
the internal speaker, short pins 3 and
4. To use an external speaker, place a
speaker cable header on all four pins.
See the table on the right.
A
P
W
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
(CPUFan)
Fan6
B
J9
4
PW
CPU
LGA 775
SPKR
WOL
8-pin PWR
JPR1
3
PXH-V
LE3
LE4
JBT1
USB3/4
USB5/6
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
ICH7R
South Bridge
JP3
JWOR
JL1
JWD
JPF
24-Pin ATX
JLED
IPMI 2.0
SATA0
LE1
SATA1
BIOS
Battery
SATA2
SATA3
P
W
R
Fan2
Fan3
JWF1
*Compact Flash only
Fan1
RL
CT
P
F
Primary IDE
Fan4
Pin Setting Defi nition
Pins 3-4Internal Speaker
Pins 1-4External Speaker
A. KB/Mouse
B. Speaker Connector
2-16
Page 35
Fan Headers
The PDSMA+ has six fan headers (Fan1
to Fan6). Fan6 is designated as the CPU
Cooling Fan. (*Note: all these fans are
4-pin fans. However, Pins 1-3 of the fan
headers are backward compatible with the
traditional 3-pin fans.) See the table on the
right for pin defi nitions. *The onboard fan
speeds are controlled by the Fan Speed
Mode (Thermal Management) in the BIOS
Hardware Monitoring Section. When us-
ing Thermal Management settings, please
use all 3-pin fans or all 4-pin fans on the
motherboard. Please do not use 3-pin
fans and 4-pin fans on the same board.
The default setting is "Disabled" which
will allow the onboard fans to run at the
full speed.)
Chapter 2: Installation
Fan Header
Pin Defi nitions
(Fan1-5)
Pin# Defi nition
1Ground (Black)
2+12V (Red)
3Tachometer
4PWM_Control
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
E
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
DF
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-Pin ATX PWR
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
Fan2
Fan1
B
CTRL
C
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
D
Fan4
2-17
A
A. Fan 1
B. Fan 2
C. Fan 3
D. Fan 4
E. Fan 5
F. Fan 6 (CPU Fan)
Page 36
PDSMA+ User's Manual
Wake-On-Ring
The Wake-On-Ring header is located
at JWOR. This function allows your
computer to be "awakened" by an
incoming call to the modem when in
the suspend state. See the table on
the right for pin defi nitions. You must
have a Wake-On-Ring card and a
cable to use this feature.
Wake-On-LAN
The Wake-On-LAN header is located
at WOL. See the table on the right for
pin defi nitions. You must enable the
LAN Wake-Up function in the BIOS
and also have a LAN card with a
Wake-on-LAN connector and a cable
to use this feature.
Wake-On-Ring
Pin Defi nitions
(JWOR)
Pin# Defi nition
1Ground (Black)
2Wake-up
Wake-On-LAN
Pin Defi nitions
(JWOL)
Pin# Defi nition
1+5V Standby
2Ground
3Wake-up
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
P
W3
CPU
LGA 775
B
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
A
JL1
24-Pin
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
ATX P
BIOS
Battery
SATA2
SATA3
WR
Fan2
Fan3
JWF1
*Compact Flash only
Fan4
Fan1
RL
FP CT
Primary IDE
2-18
A. WOR
B. WOL
Page 37
VGA Connector
A VGA connector (JG1) is located next
to COM1 Port on the IO backplane.
Refer to the board layout below for
the location.
Chapter 2: Installation
Power SMB (I2C) Connector
Power SMB (I2C) Connector (PW4)
monitors the status of PWR Supply,
Fan and system temperature. See the
table on the right for pin defi nitions.
B
KB/MS
USB 1/2
JPG1
COM1
A
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
Intel 3000
North Bridge
JWD
JPF
24-Pin ATX PWR
Fan2
JLED
IPMI 2.0
BIOS
Battery
SATA0
SATA2
LE1
SATA3
SATA1
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
PWR SMB
Pin Defi nitions
Pin# Defi nition
1Clock
2Data
3PWR Fail
4Ground
5+3.3V
A. VGA
B. PWR SMB
2-19
Page 38
PDSMA+ User's Manual
Power Fault (PWR Supply
Failure)
Connect a cable from your power
supply to the Power Fail (PSF) header
(PW3) to provide a warning of power
supply failure. This warning signal is
passed through the PWR_LED pin
to indicate of a power failure on the
chassis. See the table on the right
for pin defi nitions.
PWR Supply Fail LED
Pin Defi nitions
Pin# Defi nition
1PWR 1: Fail
2PWR 2: Fail
3PWR 3: Fail
4Signal: Alarm Reset
Note: This feature is only available when using
Supermicro redundant power supplies.
Alarm Reset
If three power supplies are installed
and Alarm Reset (JPR1) is enabled,
the system will notify you when any
of the three power modules fails. Con-
nect JPR1 to a micro-switch to turn
off the alarm that is activated when a
power module fails. See the table on
the right for pin defi nitions.
B
A
P
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
W4
(CPUFan)
Fan6
J9
P
W3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
ICH7R
South Bridge
JP3
JWOR
JL1
JPF
JWD
2
LE1
4
-Pin
JLED
IPMI 2.0
SATA0
SATA1
AT
Battery
SATA2
BIOS
SATA3
X
PWR
Fan2
Fan3
JWF1
*Compact Flash only
Fan1
Primary IDE
Fan4
Alarm Reset
Pin Setting Defi nition
Pin 1Ground
Pin 2+5V
A. Power Fault
B. Alarm Reset
FP CTRL
2-20
Page 39
Compact Flash Card PWR
Connector
A Compact Flash Card Power
Connector is located at JWF1. Please
connect the Compact Flash Card
power cable to JWF1 and enable
Compact Flash Card Jumper located
at JP3 before using Compact Flash
Card. Refer to the board layout below
for the location.
Chapter 2: Installation
Compact Flash Card PWR
Connector
Jumper Defi nition
OnCompact Flash
Power On
OffCompact Flash
Power Off
P
KB/MS
USB 1/2
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
JPG1
Floppy
VGA
CTRL
(CPUFan)
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
W4
JPR1
P
W3
Fan6
CPU
LGA 775
LE3
LE4
SPKR
USB5/6
J9
WOL
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
2
4
-Pin
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
AT
BIOS
Battery
SATA2
SATA3
X
PWR
Fan2
Fan3
JWF1
*Compact Flash only
Fan4
Fan1
FP CTRL
A
Primary IDE
2-21
A. Compact Flash Card
Power
Page 40
PDSMA+ User's Manual
2-7 Jumper Settings
Explanation of
Jumpers
To modify the operation of the
motherboard, jumpers can be used
to choose between optional settings.
Jumpers create shorts between two
pins to change the function of the
connector. Pin 1 is identified with
a square solder pad on the printed
circuit board. See the motherboard
layout pages for jumper locations.
Note: On two pin jumpers, "Closed"
means the jumper is on and "Open"
means the jumper is off the pins.
GLAN Enable/Disable
JPL1 and JPL2 enable or disable
GLAN 1 Port and GLAN 2 Port on the
motherboard. See the table on the
right for jumper settings. The default
setting is enabled.
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
A
CTRL
B
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
Intel 3000
North Bridge
JWD
JPF
24-Pin ATX PWR
Fan2
JLED
IPMI 2.0
BIOS
Battery
SATA0
SATA2
LE1
SATA3
SATA1
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
GLAN 1/2 Enable
Jumper Settings
Jumper Setting Defi nition
1-2Enabled
2-3Disabled
A. GLAN1 Enable
B. GLAN2 Enable
2-22
Page 41
CMOS Clear
JBT1 is used to clear CMOS. Instead
of pins, this "jumper" consists of contact
pads to prevent accidental clearing of
CMOS. To clear CMOS, use a metal ob-
ject such as a small screwdriver to touch
both pads at the same time to short the
connection. Always remove the AC power
cord from the system before clearing
CMOS.
Note: For an ATX power supply, you must
completely shut down the system, remove
the AC power cord and then short JBT1
to clear CMOS. Do not use the PW_ON
connector to clear CMOS.
Chapter 2: Installation
VGA Enable/Disable
JPG1 enables or disables the VGA Con-
nector on the motherboard. See the table
on the right for jumper settings. The
default setting is enabled.
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
B
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
ICH7R
South Bridge
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
JWD
JPF
A
JP3
JWOR
JL1
24-Pin ATX PWR
JLED
IPMI 2.0
SATA0
LE1
SATA1
BIOS
Battery
SATA2
SATA3
Fan2
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
VGA Enable/Disable
Jumper Settings
Jumper Setting Defi nition
Pins 1-2Enabled
Pins 2-3Disabled
A. Clear CMOS
B. VGA Enabled
2-23
Page 42
PDSMA+ User's Manual
Watch Dog Enable
JWD controls Watch Dog, a system
monitor that takes action when a soft-
ware application hangs. Close Pins
1-2 to reset the system if a program
hangs. Close Pins 2-3 to generate a
non-maskable interrupt for the program
that hangs. (This function requires soft-
ware support.). Watch Dog must also
be enabled in BIOS.
Power Force On Enable/
Disable
Jumper JPF allows you to enable or
disable the Power Force On function. If
enabled, the power will always stay on
automatically. If this function is disabled
(the normal setting), the user needs to
press the power button to power on
the system.
Watch Dog
Jumper Settings (JWD)
Jumper Setting Defi nition
Pins 1-2Reset
Pins 2-3NMI
OpenDisabled
Power Force On
Enable/Disable
Jumper Settings (JPF)
Jumper Setting Defi nition
OpenNormal
ClosedForce On
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
P
W3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
2
4
-Pin AT
Intel 3000
North Bridge
A
JWD
JPF
IPMI 2.0
B
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
X
Fan2
P
WR
Fan3
JWF1
*Compact Flash only
Fan4
Fan1
TRL
C
P
F
Primary IDE
2-24
A. Watch Dog Enable
B. Power Force On
Page 43
Compact Flash Master/Slave
Select
A Compact Flash Master (Primary)/
Slave (Secondary) Select Jumper is
located at JP3. Close this jumper to
enable Compact Flash Card. For the
Compact Flash Card to work properly,
you will need to connect the Compact
Flash Card power cable to JWF1 and
close this jumper to enable it first.
Refer to the board layout below for the
location.
Chapter 2: Installation
Compact Flash Card Master/
Slave Select
Jumper Defi nition
OpenSlave (Secondary)
ClosedMaster (Primary)
I2C Bus to PCI-X/PCI-Exp.
Slots
Jumpers JI2C1 and JI2C1 allow you to
connect
(I2C) to PCI-X/PCI-E slots. The default
setting is "Open" to disable the con-
nection. See the table on the right for
jumper settings.
KB/MS
USB 1/2
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
the System Management Bus
PW
JPG1
VGA
CTRL
Floppy
JPL1
JPL2
4
PW
(CPUFan)
Fan6
CPU
LGA 775
PCI-Exp. x8
PCI-X 64-bit 133 MHz
B
JI2C1
JI2C2
PCI 32-bit 33 MHz
C
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
SPKR
J9
WOL
3
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
JPF
ICH7R
South Bridge
A
JP3
JWOR
JL1
JWD
LE1
2
SATA0
SATA1
4
IPMI 2.0
-
Pin A
JLED
T
BIOS
Battery
SATA2
SATA3
X
Fan2
P
WR
Fan3
JWF1
Fan1
FP CTRL
Primary IDE
*Compact Flash only
Fan4
I2C to PCI-S/PCI/Exp
Jumper Settings
Jumper Setting Defi nition
ClosedEnabled
Open Disabled (Default)
A. Compact Flash Select
B. I2C1
2
I
C2
C.
2-25
Page 44
PDSMA+ User's Manual
2-8 Onboard Indicators
GLAN LEDs
There are two GLAN ports on the mother-
board. Each Gigabit Ethernet LAN port has
two LEDs. The yellow LED indicates activity,
while the other LED may be green, amber
or off to indicate the speed of the connec-
tion. See the table at right for the functions
associated with the second LED.
Onboard Power LED
There is an Onboard Power LED (LE1) lo-
cated on the motherboard. When LE1 is off,
the system is off. When the green light is on,
the system is on. When the yellow light is on,
the system is off, but the AC power cable is
still connected. Make sure to disconnect the
power cable before removing or installing
components. See the layout below for the
LED location.
Activity LEDLink LED
(Rear View: When viewing it from the
rear side of the system)
GLAN Activity LED
Activity Indicator
LED Color Defi nition
YellowFlashing: LAN Port Active
GLAN Link LED
Connection Speed Indicator
LED Color Defi nition
Off10Mbps or No Connection
Green100 Mbps
Amber1 Gbps
Onboard PWR LED Indicator (LE1)
LED Color Defi nition
OffSystem Off
GreenSystem On
YellowSystem off, PWR Cable
Connected
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
A
B
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
Floppy
VGA
CTRL
(CPUFan)
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
J9
Fan6
PW4
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-Pin ATX PWR
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
C
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
Fan2
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
2-26
A. GLAN1 Port
B. GLAN2 Port
C. Onboard Power LED
Page 45
Chapter 2: Installation
BIOS POST Code LEDs
There are two POST (Power-On Self
Test) Code LEDs (LE3, LE4) located on
the motherboard. The green LED is LE3,
and the yellow LED is LE4. These LEDs
indicate POST activities during system
bootup. Refer to the table on the right for
details. Also see the layout below for the
LED locations.
POST LED Indicators (LE3/LE4)
LE3LE4
GreenYellow
POSTOnOn
Memory Initial.BlinkingBlinking
PCI Initialization OnBlinking
Video Initial.BlinkingOn
POST Com-
OffOff
pleted
KB/MS
USB 1/2
COM1
VGA
JLAN1
JLAN2
®
JPG1
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
P
W4
(CPUFan)
Fan6
J9
PW
3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
A
B
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
2
4
-Pin
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
AT
JLED
Battery
2-27
X
Fan2
BIOS
SATA2
SATA3
PWR
JWF1
Fan1
RL
T
P C
F
Fan3
Primary IDE
*Compact Flash only
Fan4
A. LE3
B. LE4
Page 46
PDSMA+ User's Manual
2-9 Floppy, Hard Disk Drive, IPMI and Printer Connections
Note the following when connecting the fl oppy and hard disk drive cables:
• The fl oppy disk drive cable has seven twisted wires.
• A red mark on a wire typically designates the location of pin 1.
• A single fl oppy disk drive ribbon cable has two connectors to provide for two
fl oppy disk drives. The connector with twisted wires always connects to drive
A, and the connector that does not have twisted wires always connects to drive
B.
Floppy Drive Connector
Floppy Connector
The fl oppy connector is located
between the IDE connectors and
the printer. See the table below
for pin defi nitions.
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
A
UPER PDSMA+
COM2
S
VGA
CTRL
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
Floppy
PW4
(CPUFan)
Fan6
J9
PW3
CPU
LGA 775
SPKR
WOL
JPR1
USB5/6
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-Pin ATX PWR
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
Fan2
Fan1
CTRL
FP
Fan3
JWF1
Primary IDE
*Compact Flash only
Fan4
Pin# Defi nition Pin # Defi nition
1Ground2FDHDIN
3Ground4Reserved
5Key6FDEDIN
7Ground8Index
9Ground10Motor Enable
11Ground12Drive Select B
13Ground14Drive Select B
15Ground16Motor Enable
17Ground18DIR
19Ground20STEP
21Ground22Write Data
23Ground24Write Gate
25Ground26Track 00
27Ground28Write Protect
29Ground30Read Data
31Ground32Side 1 Select
33Ground34Diskette
Pin Defi nitions
A. Floppy
2-28
Page 47
Chapter 2: Installation
Parallel (Printer) Port
Connector
The parallel (printer) port is located
on the motherboard. See the table on
the right for pin defi nitions.
IPMI 2.0 Slot
There is an IPMI 2.0 Slot on
the motherboard. Refer to the
layout below for the IPMI Slot
location.
Parallel (Printer) Port Connector
Pin Defi nitions
Pin# Defi nition Pin # Defi nition
1Strobe-2Auto Feed-
3Data Bit 04Error-
5Data Bit 16Init-
7Data Bit 28SLCT IN-
9Data Bit 310GND
11Data Bit 412GND
13Data Bit 514GND
15Data Bit 616GND
17Data Bit 718GND
19ACK20GND
21BUSY22Write Data
23PE24Write Gate
25SLCT26NC
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
Floppy
VGA
CTRL
(CPUFan)
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
JPL1
JPL2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
J9
Fan6
PW4
PW3
CPU
LGA 775
A
SPKR
WOL
JPR1
USB5/6
LE3
LE4
8-pin PWR
PXH-V
JBT1
USB3/4
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
Intel 3000
North Bridge
JWD
JPF
ICH7R
South Bridge
JP3
JWOR
JL1
2
4-Pin AT
IPMI 2.0
SATA0
LE1
SATA1
JLED
B
BIOS
Battery
SATA2
SATA3
X PW
Fan2
R
Fan3
JWF1
*Compact Flash only
Fan4
2-29
Fan1
A. Parallel Port
B. IPMI 2.0
FP CTRL
Primary IDE
Page 48
PDSMA+ User's Manual
IDE Connectors
There are two IDE Connectors (J3:
Blue, J4: White) on the motherboard.
The blue IDE connector (J3) is desig-
nated as the Primary IDE Drive. The
white IDE connector (J4) is designated
as the Secondary IDE Drive, reserved
for Compact Flash Card use only. (See
the note below.) See the table on the
right for pin defi nitions.
Note: J4 (the white slot) is reserved for
Compact Flash Card only. Do not use
it for other devices. If J4 is populated
with a Compact Flash Card, J3 (the blue
slot) will be available for one device
only. For the Compact Flash Card to
work properly, you will need to connect
a power cable to JWF1 fi rst.
IDE Drive Connectors
Pin Defi nitions (IDE)
Pin# Defi nition Pin # Defi nition
1Reset IDE2Ground
3Host Data 74Host Data 8
5Host Data 66Host Data 9
7Host Data 58Host Data 10
9Host Data 410Host Data 11
11Host Data 312Host Data 12
13Host Data 214Host Data 13
15Host Data 116Host Data 14
17Host Data 018Host Data 15
19Ground20Key
21DRQ322Ground
23I/O Write24Ground
25I/O Read26Ground
27IOCHRDY28BALE
29DACK330Ground
31IRQ1432IOCS16
33Addr134Ground
35Addr036Addr2
37Chip Select 038Chip Select 1
39Activity40Ground
PW
KB/MS
USB 1/2
JPG1
COM1
VGA
JLAN1
JLAN2
Fan5
LAN1
CTRL
LAN2
CTRL
S I/O
®
UPER PDSMA+
COM2
S
VGA
CTRL
JPL1
JPL2
Floppy
4
PW3
(CPUFan)
Fan6
CPU
LGA 775
PCI-Exp. x8
PCI-X 64-bit 133 MHz
JI2C1
JI2C2
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
PCI 32-bit 33 MHz
Printer
PCI 32-bit 33 MHz
SPKR
J9
WOL
USB5/6
JPR1
LE3
LE4
PXH-V
JBT1
USB3/4
8-pin PWR
DIMM 2B
DIMM 1B
DIMM 2A
DIMM 1A
ICH7R
South Bridge
JP3
JWOR
JL1
24-Pin ATX PWR
Intel 3000
North Bridge
JWD
JPF
IPMI 2.0
SATA0
LE1
SATA1
JLED
BIOS
Battery
SATA2
SATA3
Fan2
2-30
Fan1
CTRL
FP
Fan3
A
B
JWF1
Primary IDE
*Compact Flash only
Fan4
A. IDE#1
B. Compact Flash
Page 49
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting
3-1 Troubleshooting Procedures
Use the following procedures to troubleshoot your system. If you have followed all
of the procedures below and still need assistance, refer to the ‘Technical Support
Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter.
Always disconnect the AC power cord before adding, changing or installing any
hardware components.
Before Power On
1. Make sure the 8-pin 12v power connector at JPW2 is connected.
2. Make sure that there are no short circuits between the motherboard and chas-
sis.
3. Disconnect all ribbon/wire cables from the motherboard, including those for the
keyboard and mouse.
4. Remove all add-on cards.
5. Install a CPU and heatsink (making sure that it is fully seated,) and then, con-
nect the chassis speaker and the power LED to the motherboard. Check all
jumper settings as well.
6. Make sure to use the correct type of CMOS battery as specifi ed by the Manu-
facturer. Do not install the CMOS battery upside down to avoid possible
explosion.
No Power
1. Make sure that there are no short circuits between the motherboard and the
chassis.
2. Make sure that all jumpers are set to their default positions.
3. Check if the 115V/230V switch on the power supply is properly set.
4. Turn the power switch on and off to test the system.
5. The battery on your motherboard may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.
No Video
1. If the power is on, but you have no video--in this case, you will need to re-
move all the add-on cards and cables fi rst.
2. Use the speaker to determine if any beep codes exist. (Refer to Appendix A
for details on beep codes.)
3. Remove all memory modules and turn on the system. (If the alarm is on,
check the specs of the memory, re-install the memory or try a different one.)
3-1
Page 50
PDSMA+User's Manual
NOTE
If you are a system integrator, VAR or OEM, a POST diagnostics
card is recommended. For I/O port 80h codes, refer to App. B.
Memory Errors
1. Make sure that the DIMM modules are properly installed and fully seated in
the slots.
2. You should be using unbuffered, ECC/Non-ECC DDR2-677/533 memory (see
the next page). Also, it is recommended that you use the same memory
speed for all DIMMs in the system. See Section 2-4 for memory limitations.
3. Check for bad DIMM modules or slots by swapping modules between slots
and noting the results.
4. Check the power supply voltage 115V/230V switch.
Losing the System’s Setup Confi guration
1. Please be sure to use a high quality power supply. A poor quality power sup-
ply may cause the system to lose the CMOS setup information. Refer to
Section 1-6 for details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.
3. If the above steps do not fi x the Setup Confi guration problem, contact your
vendor for repairs.
3-2 Technical Support Procedures
Before contacting Technical Support, please make sure that you have followed all
the steps listed below. Also, note that as a motherboard manufacturer, Supermicro
does not sell directly to end-users, so it is best to fi rst check with your distributor or
reseller for troubleshooting services. They should know of any possible problem(s)
with the specifi c system confi guration that was sold to you.
1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently Asked Ques-
tion' (FAQ) sections in this chapter or see the FAQs on our web site (
www.supermicro.com/support/faqs/
2. BIOS upgrades can be downloaded from our web site at
(http://www.supermicro.com/support/bios/).
) before contacting Technical Support.
http://
Note: Not all BIOS can be fl ashed; some can be fl ashed, depending on the
modifi cations to the boot block code.
3-2
Page 51
Chapter 3: Troubleshooting
3. If you've followed the instructions above to troubleshoot your system, and still
cannot resolve the problem, then please contact Supermicro's technical support
and provide them with the following information:
• Motherboard model and PCB revision number
• BIOS release date/version (this can be seen on the initial display when your
system fi rst boots up)
•System confi guration
An example of a Technical Support form is on our web site at
(http://www.supermicro.com/support/contact.cfm).
4. Distributors: For immediate assistance, please have your account number ready
when placing a call to our technical support department. We can be reached
Access the submenu for each of the settings above to make changes to the
following:
Option ROM Scan
When enabled, this setting will initialize the device expansion ROM. The options
are Enabled and Disabled.
Enable Master
This setting allows you to enable the selected device as the PCI bus master.
The options are Enabled and Disabled.
Latency Timer
This setting allows you to set the clock rate for Bus Master. A high-priority, high-
throughout device may benefi t from a greater clock rate. The options are Default,
0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h, and 00E0h. For Unix, Novell and
other Operating Systems, please select the option: other. If a drive fails after
the installation of a new software, you might want to change this setting and try
again. A different OS requires a different Bus Master clock rate.
Large Disk Access Mode
This setting determines how large hard drives are to be accessed. The options are
DOS or Other (for Unix, Novelle NetWare and other operating systems).
4-9
Page 62
PDSMA+ User's Manual
Advanced Chipset Control
Access the submenu to make changes to the following settings.
Access the submenu to make changes to the following settings.
*Warning: Take Caution when changing the Advanced settings. Incorrect
values entered may cause system malfunction. Also, a very high DRAM
frequency or incorrect DRAM timing may cause system instability. When this
occurs, revert to the default setting.
Clock Spectrum Feature
If Enabled, the BIOS will monitor the level of Electromagnetic Interference caused
by the components and will attempt to decrease the interference whenever needed.
The options are Enabled and Disabled.
Route Port 80h Cycles to
This feature allows the user to decide which bus to send the debug information to.
The options are PCI, LPC and Disabled.
USB Function
If set to Enabled to enable the USB function when the user keys in a value to a
USB item. The options are Enabled and Disabled.
Legacy USB Support
This setting allows you to enable support for the Legacy USB devices. The settings
are Enabled and Disabled.
4-10
Page 63
Chapter 4: BIOS
Advanced Processor Options
Access the submenu to make changes to the following settings:
CPU Speed
This is a display that indicates the speed of the installed processor.
Frequency Ratio (*Available when supported by the CPU.)
The feature allows the user to set the internal frequency multiplier for the CPU.
The options are: Default and x12.
Core-Multi-Processing (*Available when supported by the CPU.)
Set to Enabled to use a processor's Second Core and beyond. (Please refer to
Intel's web site for more information.) The options are Disabled and Enabled.
Machine Checking (*Available when supported by the CPU.)
Set to Enabled to use this function which will allow the CPU to detect and report
hardware (machine) errors via a set of model-specifi c registers (MSRs). The options
are Disabled and Enabled.
Enhanced Intel SpeedStep Support (*Available when supported by the
CPU.)
Select Enabled to use the Enhanced Intel SpeedStep Technology and allows the
system to automatically adjust processor voltage and core frequency in an effort
to reduce power consumption and heat dissipation. The options are Enabled and
Disabled. Please refer to Intel’s web site for detailed information.
Thermal Management 2 (*Available when supported by the CPU.)
Set to Enabled to use Thermal Management 2 (TM2) which will lower the CPU
voltage and frequency when the CPU temperature reaches a predefi ned overheat
threshold. Set to Disabled to use Thermal Manager 1 (TM1), allowing CPU clocking
to be regulated via CPU Internal Clock modulation when the CPU temperature
reaches the overheat threshold.
Adjacent Cache Line Prefetch (*Available when supported by the CPU.)
The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The
CPU fetches both cache lines for 128 bytes as comprised if Enabled. The default
setting is Enabled.
Set Maximum Extended CPUID=3
Select Enabled to set the Maximum Extended CPUID value to 3. The options are
Enabled and Disabled.
Echo TPR
Select Enabled to send TPR (Transport Protocol) messages on the system bus.
The options are Enabled and Disabled.
4-11
Page 64
PDSMA+ User's Manual
C1 Enhanced Mode (*Available when supported by the CPU.)
Set to Enabled to enable Enhanced Halt State to lower CPU voltage/frequency to
prevent overheat. The options are Enabled and Disabled. (*Note: please refer
to Intel’s web site for detailed information.)
Intel <R> Virtualization Technology (*Available when supported by the
CPU.)
Select Enabled to use the feature of Virtualization Technology to allow one platform
to run multiple operating systems and applications in independent partitions, creating
multiple "virtual" systems in one physical computer. The options are Enabled and
Disabled. (*Note: If there is any change to this setting, you will need to power off
and restart the system for the change to take effect.) Please refer to Intel’s web
site for detailed information.
No Execute Mode Memory Protection (*Available when supported by
the CPU.)
Set to Enabled to allow the processor to classify areas in memory where an
application code can execute and where it cannot, and thus preventing a worm or
a virus from inserting and creating a fl ood of codes to overwhelm the processor or
damage the system during an attack.
(*Note: this feature is available when your OS and your CPU support the function
of Execute Disable Bit.) The options are Disabled and Enabled. (Note: For more
information regarding hardware/software support for this function, please refer to
Intel's and Microsoft's web sites.)
I/O Device Confi guration
Access the submenu to make changes to the following settings.
KBC Clock Input
This setting allows you to select clock frequency for KBC. The options are 6MHz,
8MHz, 12MHz, and 16MHz.
Serial Port A
This setting allows you to assign control of serial port A. The options are Enabled
(user defi ned), Disabled, and Auto (BIOS- or OS- controlled).
Base I/O Address
This setting allows you to select the base I/O address for serial port A. The
options are 3F8, 2F8, 3E8, and 2E8.
Interrupt
This setting allows you to select the IRQ (interrupt request) for serial port A.
The options are IRQ3 and IRQ4.
4-12
Page 65
Chapter 4: BIOS
Serial Port B
This setting allows you to assign control of serial port B. The options are Enabled
(user defi ned), Disabled, Auto (BIOS controlled) and OS Controlled.
Mode
This setting allows you to set the type of device that will be connected to serial
port B. The options are Normal and IR (for an infrared device).
Base I/O Address
This setting allows you to select the base I/O address for serial port B. The
options are 3F8, 2F8, 3E8 and 2E8.
Interrupt
This setting allows you to select the IRQ (interrupt request) for serial port B.
The options are IRQ3 and IRQ4.
Parallel Port
This setting allows you to assign control of the Parallel Port. The options are
Enabled (user defi ned), Disabled, and Auto (BIOS- or OS- controlled).
Base I/O Address
This setting allows you to select the base I/O address for the Parallel Port.
The options are 378, 278, and 3BC.
Interrupt
This setting allows you to set the Interrupt for the Parallel Port. The options
are IRQ5 and IRQ7.
Mode
This feature allows the user to set the mode for the Parallel Port. The
options are Output Only, Bi-Directional, EPP, and ECP.
DMA Channel
This feature allows the user to select the DMA Channel for the Parallel Port.
The options are DMA1 and DMA3.
Floppy Disk Controller
This setting allows you to assign control of the fl oppy disk controller. The options
are Enabled (user defi ned), Disabled, and Auto (BIOS and OS controlled).
Base I/O Address
This setting allows you to select the base I/O address for the Floppy port. The
options are Primary and Secondary.
4-13
Page 66
PDSMA+ User's Manual
DMI Event Logging
Access the submenu to make changes to the following settings.
Event Log Validity
This is a display to inform you of the event log validity. It is not a setting.
Event Log Capacity
This is a display to inform you of the event log capacity. It is not a setting.
View DMI Event Log
Highlight this item and press <Enter> to view the contents of the event log.
Event Logging
This setting allows you to Enable or Disable event logging.
ECC Event Logging
This setting allows you to Enable or Disable ECC event logging.
Mark DMI Events as Read
Highlight this item and press <Enter> to mark the DMI events as read.
Clear All DMI Event Logs
Select Yes and press <Enter> to clear all DMI event logs. The options are Yes
and No.
4-14
Page 67
Chapter 4: BIOS
Console Redirection
Access the submenu to make changes to the following settings.
COM Port Address
This item allows you to specify which COM port to direct the remote console to:
Onboard COM A or Onboard COM B. This setting can also be Disabled.
BAUD Rate
This item allows you to set the BAUD rate for console redirection. The options
are 300, 1200, 2400, 9600, 19.2K, 38.4K, 57.6K, and 115.2K.
Console Type
This item allows you to set console redirection type. The options are VT100,
VT100,8bit, PC-ANSI, 7bit, PC ANSI, VT100+,
VT-UTF8 and ASCII.
Flow Control
This item allows you to select the fl ow control option for console redirection. The
options are: None, XON/XOFF, and CTS/RTS.
Console Connection
This item allows you to decide how console redirection is to be connected: either
Direct or Via Modem.
Continue CR after POST
This item allows you to decide if you want to continue with console redirection
after the POST routine. The options are On and Off.
4-15
Page 68
PDSMA+ User's Manual
Hardware Monitor Logic
*Note: The Phoenix BIOS will automatically detect the type of CPU(s) and
hardware monitoring chip used on the motherboard and will display the
Hardware Monitoring Screen accordingly. Your Hardware Monitoring Screen
may look like the one shown on this page, or on P. 4-17, depending on the
type of CPU(s) and HW Monitoring chip you are using.
CPU Temperature Threshold
This option allows the user to set a CPU temperature threshold that will activate
the alarm system when the CPU temperature reaches this pre-set temperature
threshold. The options are 75
Highlight this and hit <Enter> to see monitor data for the following items:
CPU Temperature
System Temperature
Fan1-Fan6 Speeds: If the feature of Auto Fan Control is enabled, the BIOS will
automatically display the status of the fans indicated in this item.
o
C, 80oC, 85oC and 90oC. (See the note below.)
Fan Speed Control Modes
This feature allows the user to decide how the system controls the speeds of the
onboard fans. The CPU temperature and the fan speed are correlative. When the
CPU on-die temperature increases, the fan speed will also increase, and vice versa.
If the option is set to 3-pin fan, the fan speed is controlled by voltage. If the option
is set to 4-pin, the fan speed will be controlled by Pulse Width Modulation (PWM).
Select 3-pin if your chassis came with 3-pin fan headers. Select 4-pin if your chas-
sis came with 4-pin fan headers. Select Workstation if your system is used as a
Workstation. Select Server if your system is used as a Server. Select Disable to
disable fan speed control and allow the onboard fans to constantly run at full speed
*Note: In the Windows OS environment, the Supero Doctor III settings take pre-
cedence over the BIOS settings. When fi rst installed, Supero Doctor III adopts the
temperature threshold settings previously set in the BIOS. Any subsequent changes
to these thresholds must be made within Supero Doctor, since the SD III settings
override the BIOS settings. For the Windows OS to adopt the BIOS temperature
threshold settings, please change the SDIII settings to be the same as those set
in the BIOS.
4-17
Page 70
PDSMA+ User's Manual
4-5 Security
Choose Security from the Phoenix BIOS Setup Utility main menu with the arrow
keys. You should see the following display. Security setting options are displayed
by highlighting the setting using the arrow keys and pressing <Enter>. All Security
BIOS settings are described in this section.
Supervisor Password Is:
This item indicates if a supervisor password has been entered to the system.
Clear means such a password has not been used, and Set means a supervisor
password has been entered.
User Password Is:
This item indicates if a user password has been entered to the system. Clear
means such a password has not been used, and Set means a user password has
been entered.
Set Supervisor Password
When the item Set "Supervisor Password" is highlighted, press <Enter>. When
prompted, type the Supervisor's password in the dialogue box to set or to change
supervisor's password, which allows access to the BIOS.
Set User Password
When the item-Set User Password is highlighted, press <Enter>. When prompted,
type the user's password in the dialogue box to set or to change the user's password,
which allows access to the system at boot-up.
4-18
Page 71
Chapter 4: BIOS
Fixed Disk Boot Sector
This setting may offer some protection against viruses when set to Write Protect,
which protects the boot sector on the hard drive from having a virus written to it.
The other option is Normal.
Password on Boot
This setting allows you to require a password to be entered when the system
boots up. The options are Enabled (password required) and Disabled (password
not required).
4-6 Boot
Choose Boot from the Phoenix BIOS Setup Utility main menu with the arrow keys. You
should see the following display. See details on changing boot priority and devices in
Specifi c Help Windows. All Boot BIOS settings are described in this section.
Boot List
Candidate
List
Boot Priority Order/Excluded from Boot Orders
The devices included in the boot list section (above) are bootable devices listed in
the sequence of boot order as specifi ed. The boot functions for the devices included
in the candidate list (above) are currently disabled. Use a <+> key or a <-> key to
move the device up or down. Use the <f> key or the <r> key to specify the type of
an USB device, either fi xed or removable. You can select one item from the boot
list and hit the <x> key to remove it from the list of bootable devices (to make its
resource available for other bootable devices). Subsequently, you can select an item
from the candidate list and hit the <x> key to remove it from the candidate list and
put it in the boot list. This item will then become a bootable device. See details on
changing the boot priority order of a device in the "Item Specifi c Help" window.
4-19
Page 72
PDSMA+ User's Manual
4-7 Exit
Choose Exit from the Phoenix BIOS Setup Utility main menu with the arrow keys.
You should see the following display. All Exit BIOS settings are described in this
section.
Exit Saving Changes
Highlight this item and press <Enter> to save any changes you've made and to
exit the BIOS Setup utility.
Exit Discarding Changes
Highlight this item and press <Enter> to exit the BIOS Setup utility without saving
any changes you may have made.
Load Setup Defaults
Highlight this item and press <Enter> to load the default settings for all items in
the BIOS Setup. These are the safest settings to use.
Discard Changes
Highlight this item and press <Enter> to discard (cancel) any changes you've made.
You will remain in the Setup utility.
Save Changes
Highlight this item and press <Enter> to save any changes you've made. You will
remain in the Setup utility.
4-20
Page 73
Appendix A: BIOS POST Messages
Appendix A
BIOS POST Messages
During the Power-On Self-Test (POST), the BIOS will check for problems. If a prob-
lem is found, the BIOS will activate an alarm or display a message. The following is
a list of such BIOS messages.
Failure Fixed Disk
Fixed disk is not working or not confi gured properly. Check to see if fi xed disk is
attached properly. Run Setup. Find out if the fi xed-disk type is correctly identifi ed.
Stuck key
Stuck key on keyboard.
Keyboard error
Keyboard not working.
Keyboard Controller Failed
Keyboard controller failed test. May require replacing keyboard controller.
Keyboard locked - Unlock key switch
Unlock the system to proceed.
Monitor type does not match CMOS - Run SETUP
Monitor type not correctly identifi ed in Setup
Shadow Ram Failed at offset: nnnn
Shadow RAM failed at offset nnnn of the 64k block at which the error was de-
tected.
System RAM Failed at offset: nnnn
System RAM failed at offset nnnn of in the 64k block at which the error was de-
tected.
Extended RAM Failed at offset: nnnn Extended memory not working or not con-
fi gured properly at offset nnnn.
System battery is dead - Replace and run SETUP
The CMOS clock battery indicator shows the battery is dead. Replace the battery
and run Setup to reconfi gure the system.
A-1
Page 74
PDSMA+ User's Manual
System CMOS checksum bad - Default confi guration used
System CMOS has been corrupted or modifi ed incorrectly, perhaps by an
application program that changes data stored in CMOS. The BIOS installed Default
Setup Values. If you do not want these values, enter Setup and enter your own
values. If the error persists, check the system battery or contact your dealer.
System timer error
The timer test failed. Requires repair of system board.
Real time clock error
Real-Time Clock fails BIOS hardware test. May require board repair.
Check date and time settings
BIOS found date or time out of range and reset the Real-Time Clock. May require
setting legal date (1991-2099).
Previous boot incomplete - Default confi guration used
Previous POST did not complete successfully. POST loads default values and
offers to run Setup. If the failure was caused by incorrect values and they are not
corrected, the next boot will likely fail. On systems with control of wait states,
improper Setup settings can also terminate POST and cause this error on the next
boot. Run Setup and verify that the waitstate confi guration is correct. This error is
cleared the next time the system is booted.
Memory Size found by POST differed from CMOS
Memory size found by POST differed from CMOS.
Diskette drive A error
Diskette drive B error
Drive A: or B: is present but fails the BIOS POST diskette tests. Check to see that
the drive is defi ned with the proper diskette type in Setup and that the diskette drive
is attached correctly.
Incorrect Drive A type - run SETUP
Type of fl oppy drive A: not correctly identifi ed in Setup.
Incorrect Drive B type - run SETUP
Type of fl oppy drive B: not correctly identifi ed in Setup.
A-2
Page 75
Appendix A: BIOS POST Messages
System cache error - Cache disabled
RAM cache failed and BIOS disabled the cache. On older boards, check the cache
jumpers. You may have to replace the cache. See your dealer. A disabled cache
slows system performance considerably.
CPU ID:
CPU socket number for Multi-Processor error.
EISA CMOS not writeable
ServerBIOS2 test error: Cannot write to EISA CMOS.
DMA Test Failed
ServerBIOS2 test error: Cannot write to extended DMA (Direct Memory
Access) registers.
Software NMI Failed
ServerBIOS2 test error: Cannot generate software NMI (Non-Maskable
Interrupt).
Fail-Safe Timer NMI Failed
ServerBIOS2 test error: Fail-Safe Timer takes too long.
Device Address Confl ict
Address confl ict for specifi ed device.
Allocation Error for: device
Run ISA or EISA Confi guration Utility to resolve resource confl ict for the
specifi ed device.
CD ROM Drive
CD ROM Drive identifi ed.
Entering SETUP ...
Starting Setup program
Failing Bits: nnnn
The hex number nnnn is a map of the bits at the RAM address which failed
the memory test. Each 1 (one) in the map indicates a failed bit. See errors
230, 231, or 232 above for offset address of the failure in System,
Extended, or Shadow memory.
A-3
Page 76
PDSMA+ User's Manual
Fixed Disk n
Fixed disk n (0-3) identifi ed.
Invalid System Confi guration Data
Problem with NVRAM (CMOS) data.
I/O device IRQ confl ict
I/O device IRQ confl ict error.
PS/2 Mouse Boot Summary Screen:
PS/2 Mouse installed.
nnnn kB Extended RAM Passed
Where nnnn is the amount of RAM in kilobytes successfully tested.
nnnn Cache SRAM Passed
Where nnnn is the amount of system cache in kilobytes successfully tested.
nnnn kB Shadow RAM Passed
Where nnnn is the amount of shadow RAM in kilobytes successfully
tested.
nnnn kB System RAM Passed
Where nnnn is the amount of system RAM in kilobytes successfully tested.
One or more I2O Block Storage Devices were excluded from the Setup Boot
Menu
There was not enough room in the IPL table to display all installed I2O block-stor-
age devices.
Operating system not found
Operating system cannot be located on either drive A: or drive C:. Enter Setup and
see if fi xed disk and drive A: are properly identifi ed.
Parity Check 1 nnnn
Parity error found in the system bus. BIOS attempts to locate the address and
display it on the screen. If it cannot locate the address, it displays ????. Parity is
a method for checking errors in binary data. A parity error indicates that some data
has been corrupted.
A-4
Page 77
Appendix A: BIOS POST Messages
Parity Check 2 nnnn
Parity error found in the I/O bus. BIOS attempts to locate the address and display it
on the screen. If it cannot locate the address, it displays ????.
Press <F1> to resume, <F2> to Setup, <F3> for previous
Displayed after any recoverable error message. Press <F1> to start the boot
process or <F2> to enter Setup and change the settings. Press <F3> to display the
previous screen (usually an initialization error of an Option ROM, i.e., an add-on
card). Write down and follow the information shown on the screen.
Press <F2> to enter Setup
Optional message displayed during POST. Can be turned off in Setup.
PS/2 Mouse:
PS/2 mouse identifi ed.
Run the I2O Confi guration Utility
One or more unclaimed block storage devices have the Confi guration Request bit
set in the LCT. Run an I2O Confi guration Utility (e.g. the SAC utility).
System BIOS shadowed
System BIOS copied to shadow RAM.
UMB upper limit segment address: nnnn
Displays the address nnnn of the upper limit of Upper Memory Blocks, indicat-
ing released segments of the BIOS which can be reclaimed by a virtual memory
manager.
Video BIOS shadowed
Video BIOS successfully copied to shadow RAM.
A-5
Page 78
PDSMA+ User's Manual
Notes
A-6
Page 79
Appendix B: BIOS POST Codes
Appendix B
BIOS POST Codes
This section lists the POST (Power On Self Test) codes for the Phoenix BIOS. POST
codes are divided into two categories: recoverable and terminal.
Recoverable POST Errors
When a recoverable type of error occurs during POST, the BIOS will display an
POST code that describes the problem. BIOS may also issue one of the follow-
ing beep codes:
1 long and two short beeps - video confi guration error
1 repetitive long beep - no memory detected
1 continuous beep w/the front panel OH LED on - System overheat
Terminal POST Errors
If a terminal type of error occurs, BIOS will shut down the system. Before doing
so, BIOS will write the error to port 80h, attempt to initialize video and write the
error in the top left corner of the screen. The following is a list of codes that may
be written to port 80h.
POST Code Description
01h IPMI Initialization
02h Verify Real Mode
03h Disable Non-Maskable Interrupt (NMI)
04h Get CPU type
06h Initialize system hardware
07h Disable shadow and execute code from the ROM.
08h Initialize chipset with initial POST values
09h Set IN POST fl ag
0Ah Initialize CPU registers
0Bh Enable CPU cache
0Ch Initialize caches to initial POST values
0Eh Initialize I/O component
0Fh Initialize the local bus IDE
10h Initialize Power Management
11h Load alternate registers with initial POST values
12h Restore CPU control word during warm boot
13h Reset PCI Bus Mastering devices
14h Initialize keyboard controller
16h 1-2-2-3 BIOS ROM checksum
17h Initialize cache before memory Auto size
B-1
Page 80
PDSMA+ User's Manual
POST Code Description
18h 8254 timer initialization
1Ah 8237 DMA controller initialization
1Ch Reset Programmable Interrupt Controller
20h 1-3-1-1 Test DRAM refresh
22h 1-3-1-3 Test 8742 Keyboard Controller
24h Set ES segment register to 4 GB
28h Auto size DRAM
29h Initialize POST Memory Manager
2Ah Clear 512 kB base RAM
2Ch 1-3-4-1 RAM failure on address line xxxx*
2Eh 1-3-4-3 RAM failure on data bits xxxx* of low byte of
memory bus
2Fh Enable cache before system BIOS shadow
32h Test CPU bus-clock frequency
33h Initialize Phoenix Dispatch Manager
36h Warm start shut down
38h Shadow system BIOS ROM
3Ah Auto size cache
3Ch Advanced confi guration of chipset registers
3Dh Load alternate registers with CMOS values
41h Initialize extended memory for RomPilot (optional)
42h Initialize interrupt vectors
45h POST device initialization
46h 2-1-2-3 Check ROM copyright notice
48h Check video confi guration against CMOS
49h Initialize PCI bus and devices
4Ah Initialize all video adapters in system
4Bh QuietBoot start (optional)
4Ch Shadow video BIOS ROM
4Eh Display BIOS copyright notice
4Fh Initialize MultiBoot
50h Display CPU type and speed
51h Initialize EISA board (optional)
52h Test keyboard
54h Set key click if enabled
55h Enable USB devices
58h 2-2-3-1 Test for unexpected interrupts
59h Initialize POST display service
5Ah Display prompt “Press <ESC> to enter SETUP”
5Bh Disable CPU cache
B-2
Page 81
Appendix B: BIOS POST Codes
POST Code Description
5Ch Test RAM between 512 and 640 kB
60h Test extended memory
62h Test extended memory address lines
64h Jump to UserPatch1
66h Confi gure advanced cache registers
67h Initialize Multi Processor APIC
68h Enable external and CPU caches
69h Setup System Management Mode (SMM) area
6Ah Display external L2 cache size
6Bh Load custom defaults (optional)
6Ch Display shadow-area message
70h Display error messages
72h Check for confi guration errors
76h Check for keyboard errors
7Ch Set up hardware interrupt vectors
7Dh Initialize Intelligent System Monitoring (optional)
7Eh Initialize coprocessor if present
80h Disable onboard Super I/O ports and IRQs (optional)
81h Late POST device initialization
82h Detect and install external RS232 ports
83h Confi gure non-MCD IDE controllers
84h Detect and install external parallel ports
85h Initialize PC-compatible PnP ISA devices
86h Re-initialize onboard I/O ports.
87h Confi gure Motherboard Confi gurable Devices
(optional)
88h Initialize BIOS Data Area
89h Enable Non-Maskable Interrupts (NMIs)
8Ah Initialize Extended BIOS Data Area
8Bh Test and initialize PS/2 mouse
8Ch Initialize fl oppy controller
8Fh Determine number of ATA drives (optional)
90h Initialize hard-disk controllers
91h Initialize local-bus hard-disk controllers
92h Jump to UserPatch2
93h Build MPTABLE for multi-processor boards
95h Install CD ROM for boot
96h Clear huge ES segment register
97h Fix up Multi Processor table
98h 1-2 Search for option ROMs and shadow if successful. One
long, two short beeps on checksum failure
B-3
Page 82
PDSMA+ User's Manual
POST Code Description
99h Check for SMART Drive (optional)
9Ch Set up Power Management
9Dh Initialize security engine (optional)
9Eh Enable hardware interrupts
9Fh Determine number of ATA and SCSI drives
A0h Set time of day
A2h Check key lock
A4h Initialize typematic rate
A8h Erase <ESC> prompt
AAh Scan for <ESC> key stroke
ACh Enter SETUP
AEh Clear Boot fl ag
B0h Check for errors
B1h Inform RomPilot about the end of POST (optional)
B2h POST done - prepare to boot operating system
B4h 1 One short beep before boot
B5h Terminate QuietBoot (optional)
B6h Check password (optional)
B7h Initialize ACPI BIOS and PPM Structures
B9h Prepare Boot
BAh Initialize SMBIOS
BCh Clear parity checkers
BDh Display MultiBoot menu
BEh Clear screen (optional)
BFh Check virus and backup reminders
C0h Try to boot with INT 19
C1h Initialize POST Error Manager (PEM)
C2h Initialize error logging
C3h Initialize error display function
C4h Initialize system error fl ags
C6h Console redirection init.
C7h Unhook INT 10h if console redirection enabled
C8h Force check (optional)
C9h Extended ROM checksum (optional)
CDh Reclaim console redirection vector
B-4
Page 83
Appendix B: BIOS POST Codes
POST Code Description
D2h Unknown interrupt
D4h Check Intel Branding string
D8h Alert Standard Format initialization
D9h Late init for IPMI
DEh Log error if micro-code not updated properly
The following are for boot block in Flash ROM
POST Code Description
E0h Initialize the chipset
E1h Initialize the bridge
E2h Initialize the CPU
E3h Initialize system timer
E4h Initialize system I/O
E5h Check force recovery boot
E6h Checksum BIOS ROM
E7h Go to BIOS
E8h Set Huge Segment
E9h Initialize Multi Processor
EAh Initialize OEM special code
EBh Initialize PIC and DMA
ECh Initialize Memory type
EDh Initialize Memory size
EEh Shadow Boot Block
EFh System memory test
F0h Initialize interrupt vectors
F1h Initialize Run Time Clock
F2h Initialize video
F3h Initialize System Management Manager
F4h Output one beep
F5h Clear Huge Segment
F6h Boot to Mini DOS
F7h Boot to Full DOS
* If the BIOS detects error 2C, 2E, or 30 (base 512K RAM error), it displays an addi-
tional word-bitmap (xxxx) indicating the address line or bits that failed. For example,
“2C 0002” means address line 1 (bit one set) has failed. “2E 1020" means data bits
12 and 5 (bits 12 and 5 set) have failed in the lower 16 bits. The BIOS also sends
the bitmap to the port-80 LED display. It fi rst displays the checkpoint code, followed
by a delay, the high-order byte, another delay, and then the loworder byte of the error.