![](/html/39/39dd/39ddf5db13fc151b9431496a4dd69746967c784f96501bf5b2817f1f37baa1a0/bg1.png)
Sundance Multiprocessor Technology Limited
Form : QCF42
Template Date :
10 November 2010
Unit / Module Description:
Sundance Multiprocessor Technology Ltd, Chiltern House,
Waterside, Chesham, Bucks. HP5 1PS.
This document is the property of Sundance and may not be copied
nor communicated to a third party without prior written
permission.
© Sundance Multiprocessor Technology Limited 2011
SMT SLB-FMC
User Manual
SMT SLB-FMC Issue 1.0
![](/html/39/39dd/39ddf5db13fc151b9431496a4dd69746967c784f96501bf5b2817f1f37baa1a0/bg2.png)
Revision History
SMT SLB-FMC Issue 1.0 Page 2
![](/html/39/39dd/39ddf5db13fc151b9431496a4dd69746967c784f96501bf5b2817f1f37baa1a0/bg3.png)
Table of Contents
1 Introduction ................................................................................................................... 4
1.1 Power Supplies ............................................................................................................... 4
1.2 JTAG ................................................................................................................................. 5
2 SATA ................................................................................................................................ 7
3 SLB / FMC Signals.......................................................................................................... 8
4 Circuit Diagram ........................................................................................................... 12
SMT SLB-FMC Issue 1.0 Page 3
![](/html/39/39dd/39ddf5db13fc151b9431496a4dd69746967c784f96501bf5b2817f1f37baa1a0/bg4.png)
1 Introduction
This module is used to allow an FMC mezzanine to be placed onto a Sundance SLB
site. SLB sites are available on a range of carrier cards and TIM modules.
The SLB interface consists of two 16-bit differential synchronous buses. These buses
can be split into two resulting in four 8-bit differential buses each with an
independent clock.
In addition to the differential interfaces the SLB defines LVTTL signals and power
rails.
Note that as all of the SLB signals are typically connected directly to an FPGA, then
the signalling scheme (voltage level, single-ended/differential, etc) can be altered to
suit the SLB mezzanine hardware design.
The FMC connector is the LPC (low pin count) type.
1.1 Power Supplies
Power to the FMC is taken directly from the SLB power connector. This supplies +/12V and +3.3V. Vadj for the FMC is provided via a linear regulator on the module.
The output voltage is fixed at +2.5V
SMT SLB-FMC Issue 1.0 Page 4