1
2
3
TAB
1
2
3
TAB
DPAK
TAB
TO-220
I PAK
2
STD45N10F7, STI45N10F7,
STP45N10F7
N-channel 100 V, 0.0145 typ., 45 A, STripFET™ F7
Power MOSFETs in DPAK, I
3
1
2
PAK and TO-220 packages
Features
Order code V
STD45N10F7
STP45N10F7
Datasheet - production data
R
DS
100 V 0.018 45 A 60 WSTI45N10F7
DS(on)
max.
P
I
D
TOT
Figure 1. Internal schematic diagram
'7$%
*
6
$0Y
• Among the lowest R
on the market
DS(on)
• Excellent figure of merit (FoM)
• Low C
rss/Ciss
ratio for EMI immunity
• High avalanche ruggedness
Applications
• Switching applications
Description
These N-channel Power MOSFETs utilize
STripFET™ F7 technology with an enhanced
trench gate structure that results in very low onstate resistance, while also reducing internal
capacitance and gate charge for faster and more
efficient switching.
Table 1. Device summary
Order code Marking Package Packing
STD45N10F7
STI45N10F7 I
STP45N10F7 TO-220
September 2015 DocID024455 Rev 2 1/20
This is information on a product in full production.
45N10F7
DPAK Tape and reel
2
PAK
Tube
www.st.com
Contents STD45N10F7, STI45N10F7, STP45N10F7
Contents
1 Electrical ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1 Electrical characteristics (curves) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.1 DPAK (TO-252) package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.2 I²PAK (TO-262) package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
4.3 TO-220 type A package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
5 Packing mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Electrical ratings
1 Electrical ratings
Table 2. Absolute maximum ratings
Symbol Parameter Value Unit
V
DS
V
GS
I
D
I
D
I
DM
P
TOT
E
AS
T
T
stg
1. Pulse width limited by safe operating area.
2. Starting TJ = 25°C, Id = 10 A, V
Drain-source voltage 100 V
Gate-source voltage ±20 V
Drain current (continuous) at TC = 25 °C 45 A
Drain current (continuous) at TC = 100 °C 32 A
(1)
Drain current (pulsed) 180 A
Total dissipation at Tc = 25 °C 60 W
(2)
Single pulse avalanche energy 190 mJ
Operating junction temperature
J
Storage temperature °C
= 50 V
dd
Table 3. Thermal resistance
Symbol Parameter
R
thj-case
R
thj-amb
R
thj-pcb
1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec.
Thermal resistance junction-case 2.5 2.5 °C/W
Thermal resistance junction-ambient 62.5 °C/W
(1)
Thermal resistance junction-pcb 31.2 °C/W
DPAK
-55 to 175
Value
TO-220
2
PAK
I
°C
Unit
DocID024455 Rev 2 3/20
20
Electrical characteristics STD45N10F7, STI45N10F7, STP45N10F7
2 Electrical characteristics
(T
= 25 °C unless otherwise specified)
CASE
Table 4. On/off states
Symbol Parameter Test conditions Min. Typ. Max. Unit
V
(BR)DSS
I
DSS
I
GSS
V
GS(th)
R
DS(on)
Drain-source breakdown
voltage (VGS= 0)
Zero gate voltage drain
current (V
GS
= 0)
Gate body leakage current
= 0)
(V
DS
Gate threshold voltage V
Static drain-source onresistance
= 1 mA 100 - V
I
D
V
= 100 V 10 µA
DS
V
= 100 V; TC =125 °C 100 µA
DS
V
= ±20 V ±100 nA
GS
= VGS, ID = 250 µA 2.5 4.5 V
DS
= 10 V, ID = 22.5 A 0.0145 0.018
V
GS
Table 5. Dynamic
Symbol Parameter Test conditions Min. Typ. Max. Unit
C
C
C
Q
Q
Q
Input capacitance
iss
Output capacitance - 360 - pF
oss
Reverse transfer
rss
capacitance
Total gate charge
g
Gate-source charge - 5.1 - nC
gs
Gate-drain charge - 12.2 - nC
gd
= 50 V, f =1 MHz,
V
DS
= 0
V
GS
= 50 V, ID = 45 A
V
DD
= 10 V
V
GS
Figure 14
- 1640 - pF
-25 - pF
-25 -nC
Table 6. Switching times
Symbol Parameter Test conditions Min. Typ. Max. Unit
t
d(on)
t
d(off)
4/20 DocID024455 Rev 2
Turn-on delay time
= 50 V, ID = 22.5 A,
V
Rise time - 17 - ns
t
r
Turn-off delay time - 24 - ns
Fall time - 8 - ns
t
f
DD
= 4.7 Ω, V
R
G
Figure 13
GS
-15 - ns
= 10 V
STD45N10F7, STI45N10F7, STP45N10F7 Electrical characteristics
Table 7. Source-drain diode
Symbol Parameter Test conditions Min. Typ. Max. Unit
I
SD
I
SDM
V
SD
t
Q
I
RRM
1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration=300 µs, duty cycle 1.5%.
Source-drain current - 45 A
(1)
Source-drain current (pulsed) - 180 A
(2)
Forward on voltage I
Reverse recovery time
rr
Reverse recovery charge - 67 nC
rr
Reverse recovery current - 2.5 A
= 45 A, V
I
SD
SD
= 45 A,
GS
di/dt = 100 A/µs,
= 80 V, Tj = 150 °C
V
DD
= 0 - 1.1 V
-53 ns
DocID024455 Rev 2 5/20
20
Electrical characteristics STD45N10F7, STI45N10F7, STP45N10F7
I
D
10
1
0.1
0.1
1
V
DS
(V)
10
(A)
Operation in this area is
Limited by max R
DS(on)
100µs
1ms
10ms
0.01
Tj=175°C
Tc=25°C
Single pulse
100
AM16107v1
Single pulse
0.05
0.02
0.01
δ=0.5
0.2
0.1
K
10
t
p
(s)
-4
10
-3
10
-1
10
-5
10
-2
10
-2
10
-1
10
0
AM16120v1
I
D
100
60
20
0
0
2
V
DS
(V)
4
(A)
6
5V
6V
VGS=10V
40
80
8
120
140
160
7V
8V
9V
AM16109v1
I
D
120
80
40
0
0
4
V
GS
(V)
8
(A)
2
6
10
20
60
100
140
VDS=8V
AM16110v1
V
GS
6
4
2
0
0
10
Q
g
(nC)
(V)
30
8
15
20
10
VDD=50V
12
5
25
I
D
=45A
AM16111v1
R
DS(on)
14
13.5
13
10
I
D
(A)
(m
Ω)
5
15
14.5
VGS=10V
20
25
15
15.5
16
30
35
40
16.5
AM16112v1
2.1 Electrical characteristics (curves)
Figure 2. Safe operating area Figure 3. Thermal impedance
Figure 4. Output characteristics Figure 5. Transfer characteristics
Figure 6. Gate charge vs gate-source voltage Figure 7. Static drain-source on-resistance
6/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Electrical characteristics
C
1000
100
0
0
20
V
DS
(V)
(pF)
Ciss
Coss
Crss
40
60
80
AM16114v1
V
GS(th)
0.8
0.6
0.4
0.2
-75
0
T
J
(°C)
(norm)
-50
1
75
25
50
100
I
D
=250µA
-50
125
150
1.2
AM16115v1
R
DS(on)
2
1
0
-75
0
T
J
(°C)
(norm)
-50
75
25
50
100
0.5
1.5
-25
125
ID=22.5A
V
GS
=10 V
AM16116v1
V
SD
5
15
I
SD
(A)
(V)
10
30
20
25
0.4
0.5
0.6
0.7
TJ=-55°C
TJ=175°C
TJ=25°C
0.8
0.9
35
40
1
AM16117v1
V
-75
0
T
J
(°C)
(norm)
-50
75
25
50
100
0.96
0.97
0.98
0.99
1
1.01
1.02
1.03
ID=1mA
1.04
-25
125
(BR)DS
AM16119v1
Figure 8. Capacitance variations Figure 9. Normalized gate threshold voltage vs
temperature
Figure 10. Normalized on-resistance vs
temperature
(BR)DS
vs temperature
Figure 12. Normalized V
Figure 11. Source-drain diode forward
characteristics
DocID024455 Rev 2 7/20
20
Test circuits STD45N10F7, STI45N10F7, STP45N10F7
AM01468v1
VGS
PW
VD
RG
RL
D.U.T.
2200
μF
3.3
μF
V
DD
AM01469v1
VDD
47kΩ
1kΩ
47kΩ
2.7kΩ
1kΩ
12V
V
i=20V=VGMAX
2200
μF
PW
IG=CONST
100Ω
100nF
D.U.T.
V
G
AM01470v1
A
D
D.U.T.
S
B
G
25
Ω
A
A
B
B
R
G
G
FAST
DIODE
D
S
L=100μH
μF
3.3
1000
μF
V
DD
AM01471v1
Vi
Pw
VD
ID
D.U.T.
L
2200
μF
3.3
μF
VDD
AM01472v1
V(BR)DSS
VDD
VDD
VD
IDM
ID
AM01473v1
VDS
ton
tdon
tdoff
toff
tf
tr
90%
10%
10%
0
0
90%
90%
10%
V
GS
3 Test circuits
Figure 13. Switching times test circuit for
resistive load
Figure 15. Test circuit for inductive load
switching and diode recovery times
Figure 14. Gate charge test circuit
Figure 16. Unclamped inductive load test circuit
Figure 17. Unclamped inductive waveform Figure 18. Switching time waveform
8/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Package information
B$B
4 Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK
®
packages, depending on their level of environmental compliance. ECOPACK®
®
is an ST trademark.
4.1 DPAK (TO-252) package information
Figure 19. DPAK (TO-252) type A package outline
DocID024455 Rev 2 9/20
20
Package information STD45N10F7, STI45N10F7, STP45N10F7
Table 8. DPAK (TO-252) type A mechanical data
mm
Dim.
Min. Typ. Max.
A 2.20 2.40
A1 0.90 1.10
A2 0.03 0.23
b 0.64 0.90
b4 5.20 5.40
c 0.45 0.60
c2 0.48 0.60
D 6.00 6.20
D1 4.95 5.10 5.25
E 6.40 6.60
E1 4.60 4.70 4.80
e 2.16 2.28 2.40
e1 4.40 4.60
H9.35 10.10
L 1.00 1.50
(L1) 2.60 2.80 3.00
L2 0.65 0.80 0.95
L4 0.60 1.00
R0.20
V2 0° 8°
10/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Package information
)3BB5
Figure 20. DPAK footprint
(a)
a. All dimensions are in millimeters
DocID024455 Rev 2 11/20
20
Package information STD45N10F7, STI45N10F7, STP45N10F7
0004982_Rev_H
4.2 I²PAK (TO-262) package information
Figure 21. I²PAK (TO-262) package outline
12/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Package information
Table 9. I²PAK (TO-262) mechanical data
mm
Dim.
Min. Typ. Max.
A 4.40 4.60
A1 2.40 2.72
b 0.61 0.88
b1 1.14 1.70
c 0.49 0.70
c2 1.23 1.32
D 8.95 9.35
e 2.40 2.70
e1 4.95 5.15
E 10 10.40
L13 14
L1 3.50 3.93
L2 1.27 1.40
DocID024455 Rev 2 13/20
20
Package information STD45N10F7, STI45N10F7, STP45N10F7
4.3 TO-220 type A package information
Figure 22. TO-220 type A package outline
14/20 DocID024455 Rev 2
BW\SH$B5HYB7
STD45N10F7, STI45N10F7, STP45N10F7 Package information
Table 10. TO-220 type A mechanical data
mm
Dim.
Min. Typ. Max.
A 4.40 4.60
b 0.61 0.88
b1 1.14 1.70
c 0.48 0.70
D 15.25 15.75
D1 1.27
E10 10.40
e 2.40 2.70
e1 4.95 5.15
F 1.23 1.32
H1 6.20 6.60
J1 2.40 2.72
L13 14
L1 3.50 3.93
L20 16.40
L30 28.90
∅P 3.75 3.85
Q 2.65 2.95
DocID024455 Rev 2 15/20
20
Packing mechanical data STD45N10F7, STI45N10F7, STP45N10F7
5 Packing mechanical data
Figure 23. Tape
10 pitches cumulative
tolerance on tape +/- 0.2 mm
T
B1
K0
Top cover
tape
B0
P0
D
P2
E
F
W
For machine ref. only
including draft and
radii concentric around B0
A0
User direction of feed
User direction of feed
D1
P1
R
Bending radius
AM08852v1
16/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Packing mechanical data
Figure 24. Reel
REEL DIMENSIONS
40mm min.
Access hole
At slot location
B
D
C
T
A
Full radius
Tape slot
in core for
tape start 25 mm min.
width
N
G measured at hub
AM08851v2
DocID024455 Rev 2 17/20
20
Packing mechanical data STD45N10F7, STI45N10F7, STP45N10F7
Table 11. DPAK (TO-252) tape and reel mechanical data
Tape Reel
mm
Dim.
Min. Max. Min. Max.
A0 6.8 7 A 330
B0 10.4 10.6 B 1.5
B1 12.1 C 12.8 13.2
D 1.5 1.6 D 20.2
D1 1.5 G 16.4 18.4
E1.65 1.85N 50
F 7.4 7.6 T 22.4
K0 2.55 2.75
P0 3.9 4.1 Base qty. 2500
P1 7.9 8.1 Bulk qty. 2500
P2 1.9 2.1
R40
T0.25 0.35
W 15.7 16.3
Dim.
mm
18/20 DocID024455 Rev 2
STD45N10F7, STI45N10F7, STP45N10F7 Revision history
6 Revision history
Table 12. Document revision history
Date Revision Changes
10-Oct-2013 1 First release.
Updated title, features and description in cover page
08-Sep-2015 2
Updated Table 2.: Absolute maximum ratings
Updated 4.1: DPAK (TO-252) package information
Minor text changes.
DocID024455 Rev 2 19/20
20
STD45N10F7, STI45N10F7, STP45N10F7
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2015 STMicroelectronics – All rights reserved
20/20 DocID024455 Rev 2
Loading...