Page 1
EVALMASTERGAN4
Data brief
Demonstration board for MASTERGAN4 high power density half-bridge high
voltage driver with two 650 V enhanced mode GaN HEMT
Features
• Half-bridge evaluation board equipped with MASTERGAN4 and able to
withstand 600 V
• VCC input on screw connector or pin strip configured for MASTERGAN4 supply
voltages
• Complete set of features to drive MASTERGAN4 with single or complementary
driving signal
• Embedded deadtime generator to convert single PWM signal into dual
complementary LIN and HIN signals with independently adjustable deadtimes
• On-board 3.3 V regulator for external circuitry supply (up to 50 mA)
• 35°C/W junction to ambient thermal resistance to evaluate large power
topologies
• High frequency connector for MASTERGAN4 GL and GH pin monitoring
• Spare footprint for low-side shunt, external bootstrap diode and high voltage,
high capacitance bulk capacitor
• RoHS compliant
Product status link
EVALMASTERGAN4
Description
The EVALMASTERGAN4 board is an easy to use and quick to adapt tool to evaluate
the characteristics of MASTERGAN4 and to quickly create new topologies without
the need of complete PCB design.
The EVALMASTERGAN4 provides an on-board programmable inputs deadtime
generator with a single VCC supply (typ. 6 V). An embedded Linear voltage regulator
offers 3.3 V rail to supply low voltage logic circuit like microcontrollers or FPGA.
Some spare footprint is also included to customize the board to operate with final
application. These customizations include: use of separate input signal or single
PWM signal, use of external bootstrap diode, separate supply for VCC, PVCC or Vbo
and also the use of low-side shunt resistor for peak current mode topologies.
All pins of the MASTERGAN4 are accessible.
The EVALMASTERGAN4 is 56 x 70 mm wide, FR-4 PCB resulting in an Rth(J-A) of
35°C/W, without forced airflow.
DB4430 - Rev 1 - February 2021
For further information contact your local STMicroelectronics sales office.
www.st.com
Page 2
1 Architecture and components placement
Figure 1. EVALMASTERGAN4 – top component placement
EVALMASTERGAN4
Architecture and components placement
Figure 2. EVALMASTERGAN4 – bottom component placement
DB4430 - Rev 1
page 2/13
Page 3
2 Board power-up and input connection
The following image shows how to supply MASTERGAN4, how to provide LIN and HIN inputs and set the
programmable deadtime generator.
Figure 3. EVALMASTERGAN4 – Supply and signal connection
EVALMASTERGAN4
Board power-up and input connection
The LIN, HIN inputs can be supplied from the on-board deadtime generator or directly from an external generator
(as DSP/MCU) with the following settings:
Table 1. Connector map
Ref.
J2
J3
Pin # Name Function Description
1 VCC INPUT power Board supply voltage: set to a value between 4.5V and 6V
2 VDD (3V3) OUT power
3 GND PWR Board reference potential
4 HIN_B OUT digital Buffered HIN signal (0-3.3V level output)
5 LIN_B OUT digital Buffered LIN signal (0-3.3V level output)
6 GND PWR Board reference potential
7 PWM INPUT digital PWM input signal (0 to 3.3V or 5V) – see table 3
8 SD_IN INPUT digital Disable input signal (0 to 3.3V or 5V) – see table 3
9 GND PWR Board reference potential
1 HIN
2 GND PWR Board reference potential
3 GND PWR Board reference potential
OUT (INPUT)
digital
Output voltage of on-board 3.3V regulator: it can be used to supply
external circuitry (50mA max.)
The pin is connected to HIN pin of MASTERGAN4: the pin can be
used either to monitor the output of the deadtime generator or to force
the input to MASTERGAN4 according to the status of R4 (see table 2)
DB4430 - Rev 1
page 3/13
Page 4
EVALMASTERGAN4
Board power-up and input connection
Ref. Pin # Name Function Description
J3
J4 1,2,3 HV INPUT power
J5 1,2,3 OUT
J6 1,2,3 LS_S POWER
J12
CN1 GH OUTPUT
CN2 GL OUTPUT
4 LIN
1 VCC INPUT power Board supply voltage: set to a value between 4.5V and 6V
2 GND POWER Board reference potential
OUT (INPUT)
digital
OUTPUT
power
The pin is connected to LIN pin of MASTERGAN4: the pin can be
used either to monitor the output of the deadtime generator or to force
the input to MASTERGAN4 according to the status of R7 (see table 2)
These three pins are connected to VS pins of MASTERGAN4:
connect high voltage potential to this pin according to MASTERGAN4
recommended values (520V)
These three pins are connected to OUT pins of MASTERGAN4:
connect the load to this terminal (resonant tanks, transformers,…)
These three pins are connected to SENSE pins of MASTERGAN4: the
board is configured with shorted sense resistor (R15), therefore this
pin can be connected to the reference voltage of high voltage potential
(GND_P)
To be used with proper MMCX male connector to monitor the GH pin
of MASTERGAN4 with high bandwidth, high voltage differential probes
(optically isolated probes are recommended)
To be used with proper MMCX male connector to monitor the GL pin
of MASTERGAN4 with high bandwidth differential probes (optically
isolated probes are recommended)
Table 2. Device input selection
R4, R7
0-47 Ω
(closed)
Open J3: LIN & HIN pin
Input source Function and description
J2: PWM pin
LIN & HIN are generated by the on-board deadtime generator from a single PWM
signal on J2, PIN 7.
Direct connection to LIN & HIN MASTERGAN4 pins.
LIN, HIN input range: up to 20 V
Table 3. Input signal truth table
SD_IN
L X L L
H L H L
H H L H
PWM LIN HIN
The recommended power-on sequence is to turn VCC on first, then apply the HV bus voltage. The recommended
power-off sequence is to turn off the HV bus supply first, then VCC.
DB4430 - Rev 1
page 4/13
Page 5
3 Schematic diagram
PGND
GND_POWER
BOOT_I N
LS_S
47R
VCC
VCC
HV
PVCC
VCC
VCC
HV
PVCC
BOOT
HV
VCC
OUTb
GL
GH
LIN
HIN
SD_IN
PGND
LS_S
TP13
C19
330pF/X7R
R13 0R
J0603
D5
BZT585B6V2T
SOD523
TP14
TP8
C10
1uF/25V/X5R
C0805
R10
1k
C15
4.7uF/25V
C0805
D3A
N.M. TUMD2SM
12
TP2
C17
47nF/25V/X7R
C0402
J9
N.M.
12
D4
BZT585B6V2T
SOD523
R17
N.M.
J0805
C14
N.M.
C0402
C16
47nF/25V/X7R
C0402
R12 0R
J0603
J4
123
TP9
C23
22pF/25V
TP15
C13
47nF/25V/X7R
C0402
TP3
J6
123
TP6
TP18
TP10
TP11
D3
N.M. SMA
12
TP4
J5
123
TP16
R21 10R
R0603
R16
N.M.
J0805
R14 10R
R0805
C18
N.M.
C0402
R9
10k
R15
0R
C22
1uF/10V/X7R
C0603
TP12
JP3
CLOSED
J0603
J1
N.M.
12
C11
1uF/25V/X5R
C0805
J11
N.M.
1
2
J7
N.M.
12
JP1
OPEN
J0603
U6
PVCC
1
GL
2
PGND
3
SENSE
4
SENSE
5
SENSE
6
SENSE
7
SENSE
8
SENSE
9
SENSE
10
SENSE
11
OUT12OUT
13
OUT
14
VS
15
VS
16
VS
17
VS
18
VS
19
GH
20
OUTb
21
BOOT
22
LIN
24
SD/OD
HIN
26
VCC27GND
28
EP1_GND
32
EP3_OUT
34
EP2_SNS
33
TP19
C20
22pF/25V
J10
N.M.
1
2
3
R11 0R
J0603
TP17
SD
SD
HIN
LIN
PGND
PGND
OUT
BOOTpin
VCCpin
PGND
PVCCpin
OUT
BOOTpin
OUTb
PVCCpin
LIN
HIN
OUTb
25
MASTERGAN4
Figure 4. EVALMASTERGAN4 schematic – High density power driver
EVALMASTERGAN4
Schematic diagram
DB4430 - Rev 1
page 5/13
Page 6
HS D T
NOT BUFFER
L S DT
BUFFERBUFFER
LS Vgs
HS Vgs
El ect r .
P 10
VDD
VDD
VDD
VDD
VDD
VDD
VCC
VCC
VCC
HV
HIN
LIN
GH
GL
OUTb
SD_IN
PGND
U4
74LVC1G17W5
NC
1A2
GND
3
Y
4
VCC
5
C7
330pF/X7R
C0603
C29
N.M.
C2225
C6
100nF/25V/X7R
C0603
R4 47R
R0603
R3 N.M.
J0603
J2
123
45678
9
TR1
1K
R20 0R
J0603
U2
74LVC1G17W5
NC
1A2
GND
3
Y
4
VCC
5
CN1
BNC conn.
S
1
G1
2
G2
3
G3
4
G4
5
R6 N.M.
J0603
C25
1uF/10V/X7R
C0603
R23 0R
J0603
R8
47k
R0603
C24
100nF/25V/X7R
C0603
C3
330pF/X7R
C0603
JP2 OPEN
J0603
C26
1uF/10V/X7R
C0603
R19 0R
J0603
J12
1
2
TR2
1K
C5
100nF/25V/X7R
C0603
C8
22pF/25V
C0603
U5
KF33BD-TR
Vout
1
GND3GND
2
GND
6
GND
7
Vin8INH
5
C28
470nF/630V/X7R
C2225
J3
123
4
D2 BAS70J
sod-323
1 2
CN2
BNC conn.
S
1
G1
2
G2
3
G3
4
G4
5
R1 0R R0402
+
C27
N.M.
U3
74LVC1G14W5
NC
1
A2GND
3
Y
4
VCC
5
R22 0R
J0603
U1
74LVC1G17W5
NC
1
A2GND
3
Y
4
VCC
5
C1
100nF/25V/X7R
C0603
R2 0R R0402
D1 BAS70J
sod-323
1 2
C2
100nF/25V/X7R
C0603
R18 0R
J0603
R7 47R
R0603
HIN_B
LIN_B
PWM
HIN_B
LIN_B
PWM
EVALMASTERGAN4
Schematic diagram
Figure 5. EVALMASTERGAN4 schematic – Deadtime generator and connectors
DB4430 - Rev 1
page 6/13
Page 7
4 Bill of material
Item Q.ty Ref. Value Description Manufacturer Part Number
1 2 CN1, CN2 BNC connector MMCX straight receptacle Cinch 135-3701-201
2 5
5 2 C10, C11
6 3
7 2 C14, C18 N.A., size 0402, SMT ceramic capacitor
8 1 C15
9 3
10 1 C27 N.A.
11 1 C28
12 1 C29
13 2 D1, D2 BAS70J Schottky diodes STMicroelectronics BAS70JFILM
14 1 D3 N.A.
15 1 D3A N.A.
16 2 D4, D5 BZT585B6V2T ZENER 6.2 V 300 mW Diodes Incorporated BZT585B6V2T
17 2 JP1, JP2
18 3 J1, J7, J9 N.A.
19 1 J2 Strip 1x9
20 1 J3 Strip 1x4
21 3 J4, J5, J6 Strip 1x3
22 1 J10 N.A.
23 1 J11 N.A.
24 1 J12
25 2 R1, R2 0R, size 0402 SMT resistor
26 2 R3, R6 N.A., size 0603 SMT resistor
27 2 R4, R7 47R, size 0603 SMT resistor
28 1 R8 47k, size 0603 SMT resistor
C1, C2, C5,
C6, C24
C13, C16,
C17
C22, C25,
C26
100nF/X7R, size
0603, 25 V,
1uF/X5R, size
0805, 25 V,
47nF/X7R, size
0402, 25 V,
4.7uF/X7R, size
0805, 25 V,
1uF/X7R, size
0603, 10 V,
470nF/X7R, size
2225, 630 V,
N.A., size 2225,
630 V,
Open, soldering
pads,
2P_screw, pitch
5.08 mm,
Table 4. Bill of material
SMT ceramic capacitor
SMT ceramic capacitor
SMT ceramic capacitor
SMT ceramic capacitor
SMT ceramic capacitor
Electrolytic Cap, Diam. 22
p. 10,
SMT ceramic capacitor
SMT ceramic capacitor
600 V, 1 A, turbo 2 ultrafast
high voltage rectifier
600 V, 0.2A super-fast
recovery diodes
SMT jumper
Strip connector 2 pos, 2.54
mm
Strip connector 9 pos, 2.54
mm
Strip connector 4 pos, 2.54
mm
Strip connector 3 pos, 2.54
mm
Strip connector 3 pos, 2.54
mm
Strip connector 2 pos, 2.54
mm
Terminal block T.H. 2 pos,
5.08 mm
EVALMASTERGAN4
Bill of material
STMicroelectronics STTH1R06A
ROHM Semiconductor RFU02VSM6S
Wurth Elektronik 691213510002
DB4430 - Rev 1
page 7/13
Page 8
EVALMASTERGAN4
Bill of material
Item Q.ty Ref. Value Description Manufacturer Part Number
29 1 R9 10k, size 0603, SMT resistor
30 1 R10 1k, size 0603, SMT resistor
R11, R12,
31 9
32 1 R14 10R, size 0805, SMT resistor
33 1 R15
34 2 R16, R17 N.A., size 0603, SMT resistor
35 1 R21 10R, size 0603, SMT resistor
37 2 TR1, TR2 1K, 12 turns
38 3 U1, U2, U4 74LVC1G17W5
39 1 U3 74LVC1G14W5
40 1 U5 KF33BD-TR
41 1 U6 MASTERGAN4
R13, R18,
R19, R20,
R22, R23,
JP3
0R, size 0603, SMT resistor
Closed, soldering
pads,
SMT jumper
5 mm 12 turns surface
mount miniature trimmers
Single Schmitt-trigger
buffer
Single Schmitt-trigger
inverter
Very low drop voltage
regulators with inhibit
High power density halfbridge high voltage driver
with two 650 V enhanced
mode
GaN HEMT
BOURNS 3224W-1-102E
Diodes Incorporated 74LVC1G17W5 / -7
Diodes Incorporated 74LVC1G14W5 / -7
STMicroelectronics KF33BD-TR
STMicroelectronics MASTERGAN4
DB4430 - Rev 1
page 8/13
Page 9
Revision history
EVALMASTERGAN4
Table 5. Document revision history
Date Version Changes
26-Feb-2021 1 Initial release.
DB4430 - Rev 1
page 9/13
Page 10
EVALMASTERGAN4
Contents
Contents
1 Architecture and components placement ..........................................2
2 Board power-up and input connection .............................................3
3 Schematic diagram ................................................................5
4 Bill of material .....................................................................7
Revision history ........................................................................9
Contents ..............................................................................10
List of tables ..........................................................................11
List of figures..........................................................................12
DB4430 - Rev 1
page 10/13
Page 11
EVALMASTERGAN4
List of tables
List of tables
Table 1. Connector map .....................................................................3
Table 2. Device input selection.................................................................4
Table 3. Input signal truth table ................................................................4
Table 4. Bill of material ...................................................................... 7
Table 5. Document revision history ..............................................................9
DB4430 - Rev 1
page 11/13
Page 12
EVALMASTERGAN4
List of figures
List of figures
Figure 1. EVALMASTERGAN4 – top component placement............................................2
Figure 2. EVALMASTERGAN4 – bottom component placement .........................................2
Figure 3. EVALMASTERGAN4 – Supply and signal connection .........................................3
Figure 4. EVALMASTERGAN4 schematic – High density power driver ....................................5
Figure 5. EVALMASTERGAN4 schematic – Deadtime generator and connectors .............................6
DB4430 - Rev 1
page 12/13
Page 13
EVALMASTERGAN4
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST
products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST
products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of
Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service
names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2021 STMicroelectronics – All rights reserved
DB4430 - Rev 1
page 13/13
Loading...