This MOSFET is the second gene ration of STM icroelectronics unique “Single Feature Size™”
strip-based process. The resulting transistor
shows extremely high packing den sity for low onresistance, rugged a valanche character istics and
less critical alignment steps therefore a remarkable manufacturing repr odu ci bi lit y.
Input Capacitance
Output Capacitance
Reverse Transfer
Capacitance
Turn-on Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Source-drain Current
Source-drain Current (pulsed)
(2)
Forward On Voltage
Reverse Recovery Time
Reverse Recovery Charge
Reverse Recovery Current
= 25 V, f = 1 MHz, VGS = 043
V
DS
= 30 V, ID = 0.5 A
V
DD
RG=4.7Ω VGS = 4.5 V
(see Figure 18)
VDD = 30 V, ID = 1 A,
VGS = 5 V
(see Figure 21)
ISD = 1 A, VGS = 0
ISD = 1 A, di/dt = 100 A/µs,
V
= 20 V, Tj = 150°C
DD
(see Figure 19)
20
6
5
15
7
8
1.4
0.8
0.5
32
25
1.6
2nC
0.35
1.40
1.2V
pF
pF
pF
ns
ns
ns
ns
nC
nC
A
A
ns
nC
A
3/11
2N7000 - 2N7002
Figure 3: Safe Operating Area For TO-92
Figure 4: Safe Operating Area For SOT23-3L
Figure 6: Thermal Impedance For TO-92
Figure 7: Thermal Impedance For SOT23-3L
Figure 5: Output Characteristics
4/11
Figure 8: Transfer Characteristics
2N7000 - 2N7002
Figure 9: Transconductance
Figure 10: Gate Charge vs Gate-source Voltage
Figure 12: Static Drain-source On Resistance
Figure 13: Capacitance Variations
Figure 11: Normalized Gate Threshold Voltage
vs Temperature
Figure 14: Normalized On Resist ance vs Temperature
5/11
2N7000 - 2N7002
Figure 15: Source-Dr ain Forward Charact eristics
Figure 16: Normalized BVDSS vs Temperature
6/11
2N7000 - 2N7002
Figure 17: Unclamped Inductive Load Test Circuit
Figure 18: Switching Times Test Circuit For
Resistive Load
Figure 20: Unclamped Inductive Wafeform
Figure 21: Gate Charge Test Circuit
Figure 19: Test Circuit For Inductive Load
Switching and Diode Recovery Times
7/11
2N7000 - 2N7002
TO-92 MECHANICAL DATA
DIM.
A4.324.950.1700.194
b0.360.510.0140.020
D4.454.950.1750.194
E3.303.940.1300.155
e2.412.670.0940.105
e11.141.400.0440.055
L12.7015.490.500.610
R2.162.410.0850.094
S10.921.520.0360.060
W0.410.560.0160.022
V5°5°
MIN.TYPMAX.MIN.TYP.MAX.
mm.inch
8/11
SOT23-3L MECHANICAL DATA
2N7000 - 2N7002
DIM.
mm.mils
MIN.TYPMAX.MIN.TYP.MAX.
A0.8901.12035.0544.12
A10.0100.1000.393.94
A20.8800.9501.02034.6537.4140.17
b0.3000.50011.8119.69
C0.0800.2003.157.88
D2.8002.9003.040110.26114.17119.72
E2.1002.6482.70103.96
E11.2001.3001.40047.2651.1955.13
e0.95037.41
e11.90074.82
L0.4000.60015.7523.63
L10.54021.27
k8°8°
D
e
GAUGE
PLANE
0.25
L
L1
E
SEATING
PLANE
C
E1
b
e1
A2
A
c
C
0.10
7110469/A
A1
9/11
2N7000 - 2N7002
Table 8: Revision History
DateRevisionDescription of Changes
06-Apr-20052New stylesheet
20-Apr-20053New Pin Configuration for TO-92
10/11
2N7000 - 2N7002
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners