ST VND810PEP-E User Manual

VND810PEP-E

Double channel high-side driver

Features

Type

RDS(on)

IOUT

VCC

VND810PEP-E

160mW(1)

3.5A(1)

36V

 

 

 

 

1. Per each channel.

CMOS compatible inputs

Open drain status outputs

On-state open-load detection

Off-state open-load detection

Shorted load protection

Undervoltage and overvoltage shutdown

Loss of ground protection

Very low standby current

Reverse battery protection

In compliance with the 2002/95/EC european directive

PowerSSO-12

Description

The VND810PEP-E is a monolithic device made using STMicroelectronics® VIPower™ M0-3 Technology. The VND810PEP-E is intended for driving any type of multiple load with one side connected to ground.

The active VCC pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects the open-load condition in both the on and off-state.

In the off-state the device detects if the output is shorted to VCC. The device automatically turns off in the case where the ground pin becomes disconnected.

Table 1.

Device summary

 

 

 

 

Package

 

Order codes

 

 

 

 

 

Tube

 

Tape and reel

 

 

 

 

 

 

 

 

 

PowerSSO-12

VND810PEP-E

 

VND810PEPTR-E

 

 

 

 

 

November 2011

Doc ID 10858 Rev 5

1/25

www.st.com

Contents

VND810PEP-E

 

 

Contents

1

Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. 5

2

Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

. 6

 

2.1

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6

 

2.2

Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7

 

2.3

Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7

3

Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

14

 

3.1

GND protection network against reverse battery . . . . . . . . . . . . . . . . . . .

14

3.1.1 Solution 1: a resistor in the ground line (RGND only) . . . . . . . . . . . . . . 14

3.1.2 Solution 2: a diode (DGND) in the ground line . . . . . . . . . . . . . . . . . . . . 15

3.2 Load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.3 MCU I/O protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.4 Open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4

Package and PC board thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . .

17

 

4.1

PowerSSO-12 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

17

5

Package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

20

 

5.1

ECOPACK® packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

20

 

5.2

Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

20

 

5.3

Packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

22

6

Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

23

2/25

Doc ID 10858 Rev 5

VND810PEP-E

List of tables

 

 

List of tables

Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Table 2. Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 5 Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 4. Thermal data (per island) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 5. Power outputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Table 6. Protections and diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 7. VCC - output diode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 8. Switching (VCC = 13V; Tj = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 9. Logic inputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 10. Protections and diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 11. Status pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 12. Open-load detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 13. Truth table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Table 14. Electrical transient requirements (part 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 15. Electrical transient requirements (part 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 16. Electrical transient requirements (part 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 17. Thermal parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Table 18. PowerSSO-12 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Table 19. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Doc ID 10858 Rev 5

3/25

List of figures

VND810PEP-E

 

 

List of figures

Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 2. Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 3. Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 4. Status timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 5. Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 6. Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Figure 7. Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Figure 8. Open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 9. PowerSSO-12 PC board. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 10. Rthj-amb vs. PCB copper area in open box free air condition (one channel ON). . . . . . . . 17 Figure 11. PowerSSO-12 thermal impedance junction ambient single pulse (one channel ON). . . . . 18 Figure 12. Thermal fitting model of a double channel HSD in PowerSSO-12 . . . . . . . . . . . . . . . . . . . 18 Figure 13. PowerSSO-12 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 14. PowerSSO-12 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 15. PowerSSO-12 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

4/25

Doc ID 10858 Rev 5

ST VND810PEP-E User Manual

VND810PEP-E

Block diagram and pin description

 

 

1 Block diagram and pin description

Figure 1. Block diagram

 

 

Vcc

Vcc

OVERVOLTAGE

 

CLAMP

 

 

 

UNDERVOLTAGE

 

GND

CLAMP 1

 

INPUT1

DRIVER 1

OUTPUT1

 

STATUS1

 

CLAMP 2

CURRENT LIMITER 1

 

 

DRIVER 2

 

LOGIC

OVERTEMP. 1

OUTPUT2

 

OPEN-LOAD ON 1

 

 

 

INPUT2

 

CURRENT LIMITER 2

 

 

 

OPEN-LOAD OFF 1

OPEN-LOAD ON 2

STATUS2

 

 

 

 

OPEN-LOAD OFF 2

OVERTEMP. 2

 

 

Figure 2. Configuration diagram (top view)

GND

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

12

 

Vcc

 

 

 

 

 

 

 

 

 

 

 

 

NC

 

2

 

 

 

 

11

 

OUTPUT1

 

 

 

 

 

INPUT1

 

3

 

 

 

 

10

 

OUTPUT1

 

 

 

 

 

 

 

 

 

 

 

 

 

STATUS1

 

4

 

 

 

 

9

 

OUTPUT2

 

 

 

 

 

STATUS2

 

5

 

 

 

 

8

 

OUTPUT2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

INPUT2

 

6

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

7

 

Vcc

 

 

 

 

 

 

 

 

TAB = Vcc

Table 2.

Suggested connections for unused and not connected pins

Connection / pin

Status

Not connected

Output

Input

 

 

 

 

 

Floating

X

X

X

X

 

 

 

 

 

 

To ground

 

X

 

Through 10KΩ

 

 

resistor

 

 

 

 

 

 

 

 

 

 

 

Doc ID 10858 Rev 5

5/24

Electrical specifications

VND810PEP-E

 

 

2 Electrical specifications

2.1Absolute maximum ratings

Stressing the device above the rating listed in Table 3: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document available on www.st.com.

Table 3.

Absolute maximum ratings

 

 

Symbol

Parameter

Value

Unit

 

 

 

 

VCC

DC supply voltage

41

V

- VCC

Reverse DC supply voltage

- 0.3

V

- IGND

DC reverse ground pin current

- 200

mA

IOUT

DC output current

Internally limited

A

- IOUT

Reverse DC output current

- 6

A

IIN

DC input current

+/- 10

mA

ISTAT

DC Status current

+/- 10

mA

 

Electrostatic discharge (human body model: R=1.5KΩ;

 

 

 

C = 100pF)

 

 

VESD

- INPUT

4000

V

- STATUS

4000

V

 

 

- OUTPUT

5000

V

 

- VCC

5000

V

Ptot

Power dissipation (per island) at TC = 25°C

54

W

Tj

Junction operating temperature

Internally limited

°C

Tc

Case operating temperature

- 40 to 150

°C

Tstg

Storage temperature

- 55 to 150

°C

6/24

Doc ID 10858 Rev 5

VND810PEP-E

Electrical specifications

 

 

2.2Thermal data

Table 4.

Thermal data (per island)

 

 

 

 

Symbol

Parameter

Maximum value

Unit

 

 

 

 

 

 

Rthj-case

Thermal resistance junction-case

 

2.3

°C/W

Rthj-amb

Thermal resistance junction-ambient

61(1)

 

50(2)

°C/W

(one chip ON)

 

 

 

 

 

 

 

 

 

 

 

 

1.When mounted on a standard single-sided FR-4 board with 1cm2 of Cu (at least 35 µm thick) connected to all VCC pins.

2.When mounted on a standard single-sided FR-4 board with 8cm2 of Cu (at least 35 µm thick) connected to all VCC pins.

2.3Electrical characteristics

Values specified in this section are for 8V < VCC < 36V; -40°C < Tj < 150°C, unless otherwise stated.

Figure 3. Current and voltage conventions

 

 

 

 

 

IS

 

 

 

VF1

(*)

VCC

 

 

 

VCC

 

 

IINn

 

 

 

 

INPUTn

 

 

 

 

 

 

 

 

VINn

 

I

 

 

IOUTn

 

 

STATn

OUTPUTn

 

 

 

 

STATUSn

 

 

 

 

 

 

VOUTn

 

VSTATn

 

 

 

 

 

GND

 

 

 

 

 

 

 

 

 

 

IGND

 

 

Note:

VFn = VCCn - VOUTn during reverse battery condition.

Doc ID 10858 Rev 5

7/24

Electrical specifications

 

 

 

 

 

VND810PEP-E

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 5.

Power outputs

 

 

 

 

 

 

 

 

 

 

 

Symbol

Parameter

 

Test conditions

 

Min

 

Typ

 

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

Operating supply

 

 

 

5.5

 

13

 

36

 

V

 

voltage

 

 

 

 

 

 

 

VUSD

Undervoltage shutdown

 

 

 

3

 

4

 

5.5

 

V

 

VOV

Overvoltage shutdown

 

 

 

36

 

 

 

 

 

V

 

RON

On-state resistance

IOUT = 1A; Tj = 25°C

 

 

 

 

 

160

 

 

IOUT = 1A; VCC > 8V

 

 

 

 

 

320

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Off-state; VCC = 13V;

 

 

 

 

 

 

 

 

 

 

 

 

VIN = VOUT = 0V

 

 

 

12

 

40

 

µA

 

 

 

 

Off-state; VCC = 13V;

 

 

 

 

 

 

 

 

 

IS

Supply current

VIN = VOUT = 0V;

 

 

 

 

 

 

 

 

 

 

 

 

Tj = 25°C

 

 

 

12

 

25

 

µA

 

 

 

 

On-state; VCC = 13V; VIN = 5V;

 

 

 

 

 

 

 

 

 

 

 

 

IOUT = 0A

 

 

 

5

 

7

 

mA

 

IL(off1)

Off-state output current

VIN = VOUT = 0V

 

0

 

 

 

50

 

µA

 

IL(off2)

Off-state output current

VIN = 0V; VOUT = 3.5V

 

-75

 

 

 

0

 

µA

 

IL(off3)

Off-state output current

VIN = VOUT = 0V; VCC = 13V;

 

 

 

 

 

5

 

µA

 

Tj = 125°C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IL(off4)

Off-state output current

VIN = VOUT = 0V; VCC = 13V;

 

 

 

 

 

3

 

µA

 

Tj = 25°C

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 6.

Protections and diagnostics

 

 

 

 

 

 

 

 

 

Symbol

 

Parameter

 

Test conditions

Min.

 

Typ.

Max.

 

Unit

 

 

 

 

 

 

 

 

 

 

 

 

TTSD

 

Shutdown temperature

 

 

150

175

200

 

°C

 

TR

 

Reset temperature

 

 

135

 

 

 

 

 

°C

 

Thyst

 

Thermal hysteresis

 

 

7

15

 

 

 

°C

 

tSDL

 

Status delay in overload

 

Tj > TTSD

 

 

 

 

20

 

µs

 

 

conditions

 

 

 

 

 

 

 

Ilim

 

Current limitation

 

VCC = 13V

3.5

5

7.5

 

A

 

 

 

5.5V < VCC < 36V

 

 

 

 

7.5

 

A

 

 

 

 

 

 

 

 

 

 

 

Vdemag

 

Turn-off output clamp

 

IOUT = 1A; L = 6mH

VCC -

VCC -

VCC -

 

V

 

 

voltage

 

41

48

55

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Note:

To ensure long term reliability under heavy overload or short circuit conditions, protection

 

and related diagnostic signals must be used together with a proper software strategy. If the

 

device is subjected to abnormal conditions, this software must limit the duration and number

 

of activation cycles.

 

 

 

 

 

 

 

 

 

 

8/24

Doc ID 10858 Rev 5

Loading...
+ 16 hidden pages