ST VND5E050MJ-E, VND5E050MK-E User Manual

Double-channel high-side driver with analog current sense

Features

Max transient supply voltage V

Operating voltage range V

Max on-state resistance(per ch.) R

Current limitation (typ) I

Off-state supply current I

1. Typical value with all loads connected.

■ General

– Inrush current active management by

power limitation
– Very low standby current
– 3.0 V CMOS compatible inputs
– Optimized electromagnetic emissions
– Very low electromagnetic susceptibility
– In compliance with the 2002/95/EC

european directive
– Very low current sense leakage

■ Diagnostic functions

– Proportional load current sense
– High-precision current sense for wide

currents range
– Current sense disable
– Overload and short to ground (power

limitation) indication
– Thermal shutdown indication

■ Protections

– Undervoltage shutdown
– Overvoltage clamp
– Load current limitation
– Self limiting of fast thermal transients
– Protection against loss of ground and loss

of V

CC

– Overtemperature shutdown with auto

restart (thermal shutdown)
– Reverse battery protected (see Figure 29)

CC

CC

ON

LIMH

S

41 V

4.5 V to 28 V

50 mΩ

27 A

(1)

2 µA

VND5E050MJ-E

VND5E050MK-E

for automotive applications

PowerSSO-12

– Electrostatic discharge protection

Applications

■ All types of resistive, inductive and capacitive

loads

■ Suitable as LED driver

Description

The VND5E050MJ-E and VND5E050MK-E are
double-channel high-side drivers manufactured in
the ST proprietary VIPower™ M0-5 technology
and housed in the tiny PowerSSO-12 and
PowerSSO-24 packages. The VND5E050MJ-E
and VND5E050MK-E are designed to drive 12 V
automotive grounded loads delivering protection,
diagnostics and easy 3 V and 5 V CMOS
compatible interface with any microcontroller.

The devices integrate advanced protective
functions such as load current limitation, inrush
and overload active management by power
limitation, overtemperature shut-off with
auto-restart and overvoltage active clamp. A
dedicated analog current sense pin is associated
with every output channel in order to provide
enhanced diagnostic functions including fast
detection of overload and short-circuit to ground
through power limitation indication and
overtemperature indication.

The current sensing and diagnostic feedback of
the whole device can be disabled by pulling the
CS_DIS pin high to allow sharing of the external
sense resistor with other similar devices.

PowerSSO-24

October 2009 Doc ID 15532 Rev 1 1/40

www.st.com

1

Contents VND5E050MJ-E / VND5E050MK-E

Contents

1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

2 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2.4 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

2.5 Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

3 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

3.1 GND protection network against reverse battery . . . . . . . . . . . . . . . . . . . 22

3.1.1 Solution 1: resistor in the ground line (RGND only) . . . . . . . . . . . . . . . . 22

3.1.2 Solution 2: diode (DGND) in the ground line . . . . . . . . . . . . . . . . . . . . . 23

3.2 Load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.3 MCU I/Os protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

3.4 Current sense and diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

3.5 Maximum demagnetization energy (V

= 13.5 V) . . . . . . . . . . . . . . . . . 25

CC

4 Package and PCB thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4.1 PowerSSO-12 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

4.2 PowerSSO-24 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

5 Package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5.1 ECOPACK

5.2 PowerSSO-12 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

5.3 PowerSSO-24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

5.4 PowerSSO-12 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

5.5 PowerSSO-24 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

® . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

6 Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

2/40 Doc ID 15532 Rev 1

VND5E050MJ-E / VND5E050MK-E List of tables

List of tables

Table 1. Pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Table 2. Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 6

Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Table 4. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 5. Power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 6. Switching (VCC = 13 V, Tj = 25 °C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 7. Logic inputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Table 8. Protections and diagnostics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Table 9. Current sense (8 V < V

Table 10. Truth table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Table 11. Electrical transient requirements (part 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Table 12. Electrical transient requirements (part 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Table 13. Electrical transient requirements (part 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Table 14. Thermal parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Table 15. Thermal parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Table 16. PowerSSO-12 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Table 17. PowerSSO-24 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Table 18. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Table 19. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

< 18 V). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

CC

Doc ID 15532 Rev 1 3/40

List of figures VND5E050MJ-E / VND5E050MK-E

List of figures

Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Figure 2. Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Figure 3. Current and voltage conventions

Figure 4. Current sense delay characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Figure 5. Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 6. Delay response time between rising edge of output current and rising edge of current sense

(CS enabled). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 7. Output voltage drop limitation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Figure 8. I

OUT/ISENSE

vs I

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

OUT

Figure 9. Maximum current sense ratio drift vs load current

Figure 10. Normal operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Figure 11. Overload or short to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Figure 12. Intermittent overload . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Figure 13. T

evolution in overload or short to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

J

Figure 14. OFF-state output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 15. High-level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 16. Input voltage clamp. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 17. Low-level input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 18. High-level input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 19. Hysteresis input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 20. ON-state resistance vs Tcase. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 21. ON-state resistance vs VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 22. Undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 23. Turn-on voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 24. ILIMH vs Tcase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 25. Turn-off voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Figure 26. High-level CS_DIS voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 27. CS_DIS voltage clamp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 28. Low-level CS_DIS voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Figure 29. Application schematic

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Figure 30. Current sense and diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Figure 31. Maximum turn-off current versus inductance (for each channel)
Figure 32. PowerSSO-12 PC board

(1)

Figure 33. Rthj-amb vs PCB copper area in open box free air condition (one channel on). . . . . . . . . 26

Figure 34. PowerSSO-12 thermal impedance junction ambient single pulse (one channel on) . . . . . 27

Figure 35. Thermal fitting model of a double-channel HSD in PowerSSO-12
Figure 36. PowerSSO-24 PC board

(1)

Figure 37. Rthj-amb vs PCB copper area in open box free air condition (one channel on). . . . . . . . . 29

Figure 38. PowerSSO-24 thermal impedance junction ambient single pulse (one channel on) . . . . . 30

Figure 39. Thermal fitting model of a double-channel HSD in PowerSSO-24

Figure 40. PowerSSO-12 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Figure 41. PowerSSO-24 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Figure 42. PowerSSO-12 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Figure 43. PowerSSO-12 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Figure 44. PowerSS0-24

tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Figure 45. PowerSSO-24 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

(1)

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

(1)

. . . . . . . . . . . . . . . . . . 25

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

(1)

. . . . . . . . . . . . . . . . . 27

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

(1)

. . . . . . . . . . . . . . . . . 30

4/40 Doc ID 15532 Rev 1

VND5E050MJ-E / VND5E050MK-E Block diagram and pin description

1 Block diagram and pin description

Figure 1. Block diagram

V

CC

Signal Clamp

Undervoltage

IN1

IN2

CS_
DIS

CS1

CS2

LOGIC

Table 1. Pin function

Control & Diagnostic 1

DRIVER

Over

temp.

V

SENSEH

OVERLOAD PROTECTION

(ACTIVE POWER LIMITATION)

Current

Limitation

Current

Sense

Power
Clamp

V

ON

Limitation

CH 1

Channels 2

CONTROL & DIAGNOSTIC

GND

Name Function

V

OUT

GND

IN

CS

CC

1,2

1,2

1,2

Battery connection.

Power output.

Ground connection. Must be reverse battery protected by an external diode/resistor
network.

Voltage controlled input pin with hysteresis, CMOS compatible. Controls output
switch state.

Analog current sense pin, delivers a current proportional to the load current.

CS_DIS Active high CMOS compatible pin, to disable the current sense pin.

CH 2

OUT2

OUT1

Doc ID 15532 Rev 1 5/40

Block diagram and pin description VND5E050MJ-E / VND5E050MK-E

Figure 2. Configuration diagram (top view)

TAB = V

GND

IN2

IN1

CS1
CS2

CS_DIS

cc

12

1
2
3
4
5

6

11
10

V

cc

OUT2
OUT2

9

OUT1

8

OUT1

7

V

cc

CURRENT SENSE1

CURRENT SENSE2

V

GND

N.C.

INPUT2

N.C.

INPUT1

N.C.

N.C.

CS_DIS.

V

CC

CC

OUTPUT2
OUTPUT2
OUTPUT2
OUTPUT2
OUTPUT2
OUTPUT2
OUTPUT1
OUTPUT1
OUTPUT1
OUTPUT1
OUTPUT1
OUTPUT1

TAB = V

CC

PowerSSO-12

PowerSSO-24

Table 2. Suggested connections for unused and not connected pins

Connection / pin Current sense N.C. Output Input CS_DIS

Floating Not allowed X X X X

To ground

Through 1 KΩ

resistor

X Not allowed

Through 10 KΩ

resistor

Through 10 KΩ

resistor

6/40 Doc ID 15532 Rev 1

VND5E050MJ-E / VND5E050MK-E Electrical specifications

2 Electrical specifications

Figure 3. Current and voltage conventions

I

CSD

V

CSD

I

IN1

V

IN1

I

IN2

V

IN2

CS_DIS

IN1

IN2

GND

1. V

= V

Fn

- VCC during reverse battery condition.

OUTn

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “absolute maximum ratings” table may
cause permanent damage to the device. These are stress ratings only and operation of the
device at these or any other conditions above those indicated in the operating sections of
this specification is not implied. Exposure to the conditions in table below for extended
periods may affect device reliability. Refer also to the STMicroelectronics SURE program
and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol Parameter Value Unit

I

GND

V

CC

OUT1

OUT2

(1)

CS1

CS2

I

OUT1

I

SENSE1

I

OUT2

I

SENSE2

V

SENSE2

V

I

S

OUT2

V

SENSE1

V

V

Fn

V

OUT1

CC

V

-V

-I

GND

I

OUT

-I

OUT

I

I

CSD

-I

CSENSE

V

CSENSE

DC supply voltage 41 V

CC

Reverse DC supply voltage 0.3 V

CC

DC reverse ground pin current 200 mA

DC output current Internally limited A

Reverse DC output current 20 A

DC input current -1 to 10 mA

IN

DC current sense disable input current -1 to 10 mA

DC reverse CS pin current 200 mA

Current sense maximum voltage V

- 41 to +V

CC

CC

V

Doc ID 15532 Rev 1 7/40

Electrical specifications VND5E050MJ-E / VND5E050MK-E

Table 3. Absolute maximum ratings (continued)

Symbol Parameter Value Unit

Maximum switching energy (single pulse)

E

V

V

MAX

ESD

ESD

(L = 3 mH, R
I

= I

limL

(Typ.))

OUT

= 0 Ω, V

L

= 13.5 V, T

bat

jstart

= 150 °C,

Electrostatic discharge
(human body model: R = 1.5 KΩ, C = 100 pF)

- IN

- CS

- CS_DIS

- OUT

- V

CC

Charge device model (CDM-AEC-Q100-011) 750 V

104 mJ

4000
2000
4000
5000
5000

V
V
V
V
V

T

T

Junction operating temperature - 40 to 150 °C

j

Storage temperature - 55 to 150 °C

stg

2.2 Thermal data

Table 4. Thermal data

Symbol Parameter

R

thj-case

R

thj-amb

Thermal resistance junction-case
(with one channel on)

Thermal resistance junction-ambient See Figure 33 See Figure 37 °C/W

Max. value

Unit

PowerSSO-12 PowerSSO-24

2.7 2.7 °C/W

8/40 Doc ID 15532 Rev 1

VND5E050MJ-E / VND5E050MK-E Electrical specifications

2.3 Electrical characteristics

Values specified in this section are for 8 V < V

< 28 V, -40 °C < Tj < 150 °C, unless

CC

otherwise stated.

Table 5. Power section

Symbol Parameter Test conditions Min. Typ. Max. Unit

V

CC

V

USD

V

USDhyst

R

ON

V

clamp

I

S

I

L(off1)

V

F

1. For each channel.

2. Special characteristic according to ISO/TS 16949.

3. PowerMOS leakage included.

Operating supply voltage 4.5 13 28 V

Undervoltage shutdown 3.5 4.5 V

Undervoltage shutdown
hysteresis

ON-state resistance

(1)

I

= 2 A, Tj = 25 °C 50

OUT

= 2 A, Tj = 150 °C 100

I

OUT

I

OUT

= 2 A, V

CC

= 5 V,

0.5 V

Tj = 25 °C

(2)

Clamp voltage IS = 20 mA 41 46 52 V

Supply current

(2)

OFF-state output current

Output-VCC diode voltage

(1)

(1)

OFF-state: V
Tj = 25 °C,

= V

V

IN

OUT

ON-state: V
V

= 5 V, I

IN

VIN = V

OUT

Tj = 25 °C

= V

V

IN

OUT

= 125 °C

T

j

-I

= 4 A, Tj = 150 °C 0.7 V

OUT

CC

= V

SENSE

= 13 V,

CC

= 0 A

OUT

= 0 V, V

= 0 V, V

= 13 V,

CC

CC

= V

= 13 V,

= 13 V,

CSD

= 0 V

(3)

2

36mA

00.013

05

5

65

(3)

mΩ

µA

µA

Table 6. Switching (VCC=13 V, Tj= 25 °C)

Symbol Parameter Test conditions Min. Typ. Max. Unit

R

= 6.5 Ω

t

d(on)

t

d(off)

/dt

dV

OUT

/dt

dV

OUT

Turn-on delay time

Turn-off delay time

Turn-on voltage slope RL = 6.5 Ω

(on)

Turn-off voltage slope RL = 6.5 Ω

(off)

L

(see Figure 5)

= 6.5 Ω

R

L

(see Figure 5)

20 µs

45 µs

See

Figure 23

See

Figure 25

V/µs

V/µs

Doc ID 15532 Rev 1 9/40

Electrical specifications VND5E050MJ-E / VND5E050MK-E

Table 6. Switching (VCC=13 V, Tj= 25 °C) (continued)

Symbol Parameter Test conditions Min. Typ. Max. Unit

W

ON

W

OFF

Table 7. Logic inputs

Switching energy
losses during t

Switching energy
losses during t

won

woff

RL = 6.5 Ω
(see Figure 5)

RL = 6.5 Ω
(see Figure 5)

0.15 mJ

0.3 mJ

Symbol Parameter Test conditions Min. Typ. Max. Unit

V

I

V

I

V

I(hyst)

V

V

CSDL

I

CSDL

V

CSDH

I

CSDH

V

CSD(hyst)

Low-level input voltage 0.9 V

IL

Low-level input current V

IL

High-level input voltage 2.1 V

IH

High-level input current V

IH

= 0.9 V 1 µA

IN

= 2.1 V 10 µA

IN

Hysteresis input voltage 0.25 V

I

= 1 mA 5.5 7

Input voltage clamp

ICL

IN

= -1 mA -0.7

I

IN

Low-level CS_DIS
voltage

Low-level CS_DIS
current

High-level CS_DIS
voltage

High-level CS_DIS
current

CS_DIS hysteresis
voltage

V

= 0.9 V 1 µA

CSD

2.1 V

= 2.1 V 10 µA

V

CSD

0.25 V

0.9 V

V

V

CSCL

Table 8. Protections and diagnostics

CS_DIS voltage clamps

I

Symbol Parameter Test conditions Min. Typ. Max. Unit

I

I

limH

I

limL

T

TSD

T

T

T

HYST

DC short circuit current

Short circuit current
during thermal cycling

(2)

Shutdown temperature 150 175 200 °C

Reset temperature T

R

Thermal reset of status 135 °C

RS

Thermal hysteresis
(T

- TR)

TSD

VCC = 13 V
5 V < V

V

CC

TR < Tj < T

10/40 Doc ID 15532 Rev 1

= 1 mA 5.5 7

CSD

= -1 mA -0.7

CSD

(1)

19 27 38

< 28 V

CC

= 13 V,

TSD

RS

+ 1 T

7A

+ 5 °C

RS

7°C

38

V

A
A

VND5E050MJ-E / VND5E050MK-E Electrical specifications

Table 8. Protections and diagnostics

(1)

(continued)

Symbol Parameter Test conditions Min. Typ. Max. Unit

Turn-off output voltage

V

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related

2. Special characteristic according to ISO/TS 16949.

Table 9. Current sense (8 V < V

(2)

DEMAG

V

diagnostic signals must be used together with a proper software strategy. If the device is subjected to
abnormal conditions, this software must limit the duration and number of activation cycles.

clamp

Output voltage drop

ON

limitation

I

OUT

= 2 A, V

IN

= 0,

L = 6 mH

I

= 0.1 A,

OUT

= -40 °C to +150 °C

T

j

(see Figure 7)

< 18 V)

CC

V

- 41 V

CC

CC

- 46 V

- 52 V

CC

25 mV

Symbol Parameter Test conditions Min. Typ. Max. Unit

I

dK

K

0

K

1

1/K1

K

2

I

OUT/ISENSE

I

OUT/ISENSE

Current sense ratio

(1)

drift

I

OUT/ISENSE

= 0.05 A, V

OUT

= 0 V, Tj = -40 °C to 150 °C

V

CSD

I

= 1 A, V

OUT

= -40 °C to 150 °C

T

j

= 25°C...150°C

T

j

= 1 A, V

I

OUT

= -40 °C to 150 °C

T

j

I

= 2 A, V

OUT

= -40 °C to 150 °C

T

j

SENSE

SENSE

SENSE

Tj = 25 °C to 150 °C

SENSE

= 4 V, V

= 4 V, V

= 4 V, V

= 0.5 V,

CSD

CSD

CSD

1440 2250 3630

= 0 V,

1740
1750

= 0 V,

-15 15 %

= 0 V,

1900
1899

2070
2070

2000
2000

2820
2562

2395
2282

= 2 A; V

2/K2

K

dK

3/K3

I

SENSE0

drift

I

3

OUT/ISENSE

Current sense ratio

(1)

drift

Analog sense

(2)

leakage current

Current sense ratio

(1)

dK

Open load on-state

I

OL

V

SENSE

current detection
threshold

Max analog sense
output voltage

I

OUT

Tj = -40 °C to 150 °C

I

= 4 A, V

OUT

Tj = -40 °C to 150 °C

= 25 °C to 150 °C

T

j

= 4 A, V

I

OUT

= -40 °C to 150 °C

T

j

= 0 A, V

I

OUT

= 0 V, Tj = -40 °C to 150 °C

V

IN

= 0 A, V

I

OUT

= 5 V, Tj = -40 °C to 150 °C

V

IN

= 2 A, V

I

OUT

= 5 V, Tj = -40 °C to 150 °C

V

IN

VIN = 5 V, 8 V < V

= 5 µA

I

SENSE

I

= 4 A, V

OUT

= 4 V, V

SENSE

= 4 V, V

SENSE

= 4 V, V

SENSE

= 0 V, V

SENSE

= 0 V, V

SENSE

= 0 V, V

SENSE

< 18 V

CC

= 0 V 5 V

CSD

CSD

CSD

CSD

CSD

CSD

CSD

= 0 V,

= 0 V,

= 0 V,

= 5 V,

= 0 V,

= 5 V,

-9 9 %

1969

1990

1950

1990

-6 6 %

01

02

01

420mA

2210
2153

µA

Doc ID 15532 Rev 1 11/40

Electrical specifications VND5E050MJ-E / VND5E050MK-E

Table 9. Current sense (8 V < V

< 18 V) (continued)

CC

Symbol Parameter Test conditions Min. Typ. Max. Unit

Analog sense output

V

SENSEH

I

SENSEH

voltage in fault
condition

Analog sense output
current in fault
condition

(3)

(3)

Delay response time

t

DSENSE1H

from falling edge of
CS_DIS pin

Delay response time

t

DSENSE1L

from rising edge of
CS_DIS pin

Delay response time

t

DSENSE2H

from rising edge of
INPUT pin

Delay response time
between rising edge

Δt

DSENSE2H

of output current and
rising edge of current
sense

Delay response time

t

DSENSE2L

from falling edge of
INPUT pin

1. Parameter guaranteed by design; it is not tested.

2. Special characteristic according to ISO/TS 16949.

3. Fault condition includes: power limitation and overtemperature.

V

= 13 V, R

CC

V

= 13 V, V

CC

V
I

SENSE

SENSE

= 90% of I

< 4 V, 0.5 A < I

(see Figure 4)

V
I

SENSE

SENSE

= 10% of I

< 4 V, 0.5 A < I

(see Figure 4)

V

< 4 V, 0.5 A < I

SENSE

= 90% of I

I

SENSE

(see Figure 4)

SENSE

= 90% of I

SENSE

= 90% of I

OUT

OUTMAX

SENSE

SENSE

<4 V,

= 2 A (see Figure 6)

< 4 V, 0.5 A < I

= 10% of I

V
I
I
I

V
I
(see Figure 4)

= 3.9 KΩ 8V

SENSE

= 5 V 9 mA

SENSE

< 4 A

OUT

SENSE max

SENSE max

SENSE max

SENSEMAX,

OUTMAX

SENSE max

OUT

OUT

OUT

< 4 A

< 4 A

< 4 A

40 100 µs

520µs

80 250 µs

40 µs

80 250 µs

Figure 4. Current sense delay characteristics

INPUT

CS_DIS

LOAD CURRENT

SENSE CURRENT

t

DSENSE2H

12/40 Doc ID 15532 Rev 1

t

DSENSE1L

t

DSENSE1H

t

DSENSE2L