ST VND5E050J-E, VND5E050K-E User Manual

Features
VND5E050J-E
VND5E050K-E
Double channel high side driver for automotive applications
Max supply voltage V
Operating voltage range V
Max On-State resistance (per ch.)
Current limitation (typ) I
Off-state supply current I
1. Typical value with all loads connected.
General
power limitation – Very low standby current – 3.0V CMOS compatible inputs – Optimized electromagnetic emissions – Very low electromagnetic susceptibility – In compliance with the 2002/95/EC
european directive
Diagnostic functions
– Open Drain status output – On-state open-load detection – Off-state open-load detection – Output short to Vcc detection – Overload and short to ground (power
limitation) indication – Thermal shutdown indication
Protections
– Undervoltage shutdown – Overvoltage clamp – Load current limitation – Self limiting of fast thermal transients – Protection against loss of ground and loss
of V
CC
– Over temperature shutdown with auto
restart (thermal shutdown) – Reverse battery protected (see Figure 32) – Electrostatic discharge protection
CC
CC
R
ON
LIMH
S
41V
4.5 to 28V
50 mΩ
27 A
(1)
2 µA
PowerSSO-24PowerSSO-12
Applications
All types of resistive, inductive and capacitive
loads
Description
The VND5E050J-E and VND5E050K-E are double channel high-side drivers manufactured in the ST proprietary VIPower M0-5 technology and housed in the tiny PowerSSO-12 and PowerSSO-24 packages.
The
VND5E050J-E and VND5E050K-E
designed to drive automotive
grounded loads delivering protection, diagnostics and easy 3V and 5V CMOS-compatible interface with any microcontroller.
The devices integrate advanced protective functions such as load current limitation, inrush and overload active management by power limitation, over temperature shut-off with auto-restart and over-voltage active clamp.
A dedicated active low digital status pin is associated with every output channel in order to provide Enhanced diagnostic functions including fast detection of overload and short-circuit to ground, over temperature indication, short-circuit to V
diagnosis and on & off-state open-load
CC
detection.
The diagnostic feedback of the whole device can be disabled by pulling the STAT_DIS pin up, thus allowing wired-ORing with other similar devices.
are
July 2009 Doc ID 14472 Rev 3 1/40
www.st.com
1
Contents VND5E050K-E
Contents
1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.4 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.5 Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.1 GND protection network against reverse battery . . . . . . . . . . . . . . . . . . . 22
3.1.1 Solution 1: resistor in the ground line (RGND only) . . . . . . . . . . . . . . . . 22
3.1.2 Solution 2: diode (DGND) in the ground line . . . . . . . . . . . . . . . . . . . . . 23
3.2 Load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.3 MCU I/Os protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.4 Open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.5 Maximum demagnetization energy (VCC = 13.5V) . . . . . . . . . . . . . . . . . 25
4 Package and PCB thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.1 PowerSSO-12 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.2 PowerSSO-24 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5 Package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5.1 ECOPACK® packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5.2 PowerSSO-12 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5.3 PowerSSO-24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
5.4 PowerSSO-12 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
5.5 PowerSSO-24 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
6 Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
2/40 Doc ID 14472 Rev 3
VND5E050K-E List of tables
List of tables
Table 1. Pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Table 2. Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 4. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 5. Power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 6. Switching (VCC = 13V; Tj = 25°C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 7. Status pin (V
Table 8. Protections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Table 9. Openload detection (8V<V
Table 10. Logic input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 11. Truth table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 12. Electrical transient requirements (part 1/3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 13. Electrical transient requirements (part 2/3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 14. Electrical transient requirements (part 3/3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 15. PowerSSO-12 thermal parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 16. PowerSSO-24 thermal parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 17. PowerSSO-12 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 18. PowerSSO-24™ mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 20. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
=0V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
SD
<18V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
CC
Doc ID 14472 Rev 3 3/40
List of figures VND5E050K-E
List of figures
Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 2. Configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 3. Current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 4. Status timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 5. Output voltage drop limitation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 6. Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 7. Normal operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 8. Undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 9. Overload or Short to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 10. Intermittent Overload . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 11. Open-load with external pull-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 12. Open-load without external pull-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 13. Short to V Figure 14. T
evolution in overload or short to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
J
Figure 15. Off-state output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 16. High level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 17. Input clamp voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 18. Input high level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 19. Input low level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 20. Low level STAT_DIS current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 21. On-state resistance vs T
Figure 22. High level STAT_DIS current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 23. On-state resistance vs V
Figure 24. Low level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 25. I
LIM
vs T
Figure 26. Turn-On voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 27. Undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 28. Turn-Off voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 29. STAT_DIS clamp voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 30. High level STAT_DIS voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 31. Low level STAT_DIS voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 32. Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 33. Open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 34. Maximum turn-off current versus inductance (for each channel) . . . . . . . . . . . . . . . . . . . . 25
Figure 35. PowerSSO-12 PC board. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 36. Rthj-amb Vs. PCB copper area in open box free air condition (one channel on) . . . . . . . . 26
Figure 37. PowerSSO-12 thermal impedance junction ambient single pulse (one channel on) . . . . . 27
Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-12 . . . . . . . . . . . . . . . . . . 27
Figure 39. PowerSSO-24 PC board. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 40. Rthj-amb Vs. PCB copper area in open box free air condition (one channel on) . . . . . . . . 29
Figure 41. PowerSSO-24 thermal impedance junction ambient single pulse (one channel on) . . . . . 30
Figure 42. Thermal fitting model of a double channel HSD in PowerSSO-24 . . . . . . . . . . . . . . . . . . . 30
Figure 43. PowerSSO-12 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 44. PowerSSO-24 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 45. PowerSSO-12 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 46. PowerSSO-12 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 47. PowerSS0-24 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 48. PowerSSO-24 tape and reel shipment (suffix “TR”) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
case
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
case
4/40 Doc ID 14472 Rev 3
VND5E050K-E Block diagram and pin description

1 Block diagram and pin description

Figure 1. Block diagram

V
CC
Signal Clamp
Undervoltage
IN1
IN2
ST_ DIS
ST1
ST2
LOGIC

Table 1. Pin function

Control & Diagnostic 1
DRIVER
Over
temp.
OVERLOAD PROT ECTION
(ACTIVE POWER LIMITATION)
Current
Limitation
Power Clamp
V
ON
Limitation
OFF State Open load
ON State
Open load
Name Function
V
CC
Battery connection.
OUTPUTn Power output.
GND
Ground connection. Must be reverse battery protected by an external diode/resistor network.
CH 1
GND
CH 2
Channels 2
OUT2
CONTROL & DIAGNOSTIC
OUT1
INPUTn
Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
STATUSn Open drain digital diagnostic pin.
STAT_DIS
Active high CMOS compatible pin, to disable the STATUS pin.
Doc ID 14472 Rev 3 5/40
Block diagram and pin description VND5E050K-E

Figure 2. Configuration diagram (top view)

TAB = V
GND
STAT_DIS
INPUT 1
STATUS 1 STATUS 2
INPUT 2
cc
1 2 3 4 5
6
12 11 10
9 8 7
V
cc
OUTPUT 1 OUTPUT 1 OUTPUT 2 OUTPUT 2 V
cc
V
GND.
N.C.
STAT_DIS
INPUT1
STATUS1
N.C.
STATUS2
N.C.
INPUT2
N.C.
V
CC
CC
OUTPUT1 OUTPUT1 OUTPUT1 OUTPUT1 OUTPUT1 OUTPUT1 OUTPUT2 OUTPUT2 OUTPUT2 OUTPUT2 OUTPUT2 OUTPUT2
TAB = V
CC
PowerSSO-12

Table 2. Suggested connections for unused and not connected pins

PowerSSO-24
Connection / pin Status N.C. Output Input STAT_DIS
Floating X X X X X
To ground Not allowed X Not allowed
Through 10KΩ
resistor
Through 10KΩ
resistor
6/40 Doc ID 14472 Rev 3
VND5E050K-E Electrical specifications

2 Electrical specifications

Figure 3. Current and voltage conventions

I
S
V
CC
V
CC
Fn
V
I
SD
V
SD
I
INn
INPUTn
V
INn
Note: V
Fn
= V
- VCC during reverse battery condition.
OUTn

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol Parameter Value Unit
GND
OUTPUTnSTAT_DIS
STATUSn
I
GND
I
OUTn
I
STATn
V
STATn
V
OUTn
V
- V
- I
I
OUT
- I
I
STAT
I
STAT_DIS
E
DC supply voltage 41 V
CC
Reverse DC supply voltage 0.3 V
CC
DC reverse ground pin current 200 mA
GND
DC output current Internally limited A
Reverse DC output current 15 A
OUT
DC input current +10 / -1 mA
I
IN
DC status current +10 / -1 mA
DC status disable current +10 / -1 mA
Maximum switching energy
MAX
(L=3 mH; RL=0Ω; V
=13.5V; T
bat
jstart
=150ºC; I
OUT
= I
limL
(Typ.))
104 mJ
Doc ID 14472 Rev 3 7/40
Electrical specifications VND5E050K-E
Table 3. Absolute maximum ratings (continued)
Symbol Parameter Value Unit
Electrostatic discharge (Human Body Model: R=1.5KΩ; C=100pF)
4000 4000 4000 5000 5000
V V V V V
V
V
T
– Input – Status
ESD
–STAT_DIS – Output –V
CC
Charge device model (CDM-AEC-Q100-011) 750 V
ESD
Junction operating temperature -40 to 150 °C
T
j
Storage temperature - 55 to 150 °C
stg

2.2 Thermal data

Table 4. Thermal data

Value
Symbol Parameter
PowerSSO-12 PowerSSO-24
Unit
R
thj-case
R
thj-amb
Thermal resistance junction-case (max.) (with one channel ON)
Thermal resistance junction-ambient (max.)
2.8 2.8 °C/W
See Figure 36 See Figure 40 °C/W
8/40 Doc ID 14472 Rev 3
VND5E050K-E Electrical specifications

2.3 Electrical characteristics

Values specified in this section are for 8 V<VCC<28V; -40°C<Tj<150 °C, unless otherwise stated.
.

Table 5. Power section

Symbol Parameter Test conditions Min. Typ. Max. Unit
V
CC
V
USD
V
USDhyst
R
ON
V
clamp
I
I
L(off1)
V
1. PowerMOS leakage included.
2. For each channel.
Operating supply voltage 4.5 13 28 V
Undervoltage shutdown 3.5 4.5 V
Undervoltage shutdown hysteresis
On-state resistance
Clamp voltage IS=20mA 41 46 52 V
Supply current
S
Off-state output
(2)
current
Output - VCC diode voltage
(2)
F
I
=2A; Tj=25°C
(2)
OUT
=2A; Tj=150°C
I
OUT
I
=2A; VCC=5V; Tj=25°C
OUT
Off-state; VCC=13V; Tj=25°C; V
IN=VOUT
On-state; V I
OUT
VIN=V
= 0V
CC
=0A
=0V; VCC=13V;
OUT
Tj=25°C V
IN=VOUT
=0V; VCC=13V;
Tj=125°C
-I
=2 A; Tj=150°C 0.7 V
OUT
=13V; VIN=5V;
0.5 V
100
(1)
5
2
3
000.01 3
50
mΩ mΩ
65
mΩ
(1)
6µAmA
5
µA
Table 6. Switching (VCC=13V; Tj= 25°C)
Symbol Parameter Test conditions Min. Typ. Max. Unit
t
d(on)
t
d(off)
dV
/dt
OUT
/dt
dV
OUT
W
ON
W
OFF
Turn- On delay time RL= 6.5Ω (see Figure 6)20 µs
Turn- Off delay time RL= 6.5Ω (see Figure 6)40 µs
Turn- On voltage slope RL= 6.5Ω
(on)
Turn- Off voltage slope RL= 6.5Ω
(off)
Switching energy losses during t
won
Switching energy losses during t
woff
RL= 6.5Ω (see Figure 6)0.21mJ
RL= 6.5Ω (see Figure 6)0.28mJ
See
Figure 26
See
Figure 28
V/µs
V/µs
Doc ID 14472 Rev 3 9/40
Electrical specifications VND5E050K-E

Table 7. Status pin (VSD=0V)

Symbol Parameter Test conditions Min. Typ. Max Unit
V
STAT
I
LSTAT
C
STAT
V

Table 8. Protections

Status low output voltage
Status leakage current
Status pin input capacitance
Status clamp voltage
SCL
(1)
=1.6 mA, VSD=0V 0.5 V
I
STAT
Normal Operation or V
= 5V
V
STAT
SD
=5V,
Normal Operation or VSD=5V, V
= 5V
STAT
I
STAT
I
STAT
= 1mA = -1mA
5.5
-0.7
10 µA
100 pF
7V
Symbol Parameter Test conditions Min. Typ. Max. Unit
I
limH
I
limL
T
TSD
T
T
T
HYST
t
SDL
V
DEMAG
V
ON
RS
DC short circuit current VCC=13V;5V<VCC<28V
=13V
Short circuit current during thermal cycling
V
CC
TR<Tj<T
TSD
Shutdown temperature 150 175 200 °C
Reset temperature
R
Thermal reset of STATUS
Thermal hysteresis (T
Status delay in overload conditions
Turn-off output voltage clamp
Output voltage drop limitation
TSD-TR
)
T
I
OUT
I
OUT
T
(see Figure 4)20µs
j>TTSD
=2A; VIN=0; L=6mH
=0.1A;
= -40°C...+150°C
j
(see Figure 5)
19 27 38
38
7A
TRS + 1 TRS + 5
135 °C
C
VCC-41 VCC-46 VCC-52
25 mV
V
A A
°C
V
1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Openload detection (8V<VCC<18V)

Symbol Parameter Test conditions Min. Typ. Max. Unit
I
OL
t
DOL(on)
Openload on-state detection threshold
Openload on-state detection delay
10/40 Doc ID 14472 Rev 3
V
= 5V; 10 70 mA
IN
I
= 0A, VCC=13V
OUT
(see Figure 4)
200 µs
VND5E050K-E Electrical specifications
Table 9. Openload detection (8V<VCC<18V) (continued)
Symbol Parameter Test conditions Min. Typ. Max. Unit
Delay between input
t
POL
V
OL
t
DSTKON
falling edge and status rising edge in open-load condition
Openload off-state voltage detection threshold
Output short circuit to VCC detection delay at turn-off
= 0A (see Figure 4) 200 500 1200 µs
I
OUT
VIN = 0V; 2 4 V
See Figure 4 180 t
POL
µs
I
L(off2)
Off-state output
(1)
current
VIN= 0V; V (see Section 3.4: Open-load
detection in off-state)
OUT
= 4V
-75 0 µA
Delay response from
td_vol
output rising edge to status falling edge in
V
IN
= 0V; V
= 4V 20 µs
OUT
open-load
1. For each channel.

Table 10. Logic input

Symbol Parameter Test conditions Min. Typ. Max. Unit
V
I
V
I
V
I(hyst)
V
V
I
SDL
V
SDH
I
SDH
V
SD(hyst)
V
SDCL
IH
ICL
SDL
Input low level 0.9 V
IL
Low level input current VIN =0.9 V 1 µA
IL
Input high level 2.1 V
IH
High level input current VIN = 2.1 V 10 µA
Input hysteresis voltage 0.25 V
Input clamp voltage
IIN = 1mA
= -1mA
I
IN
5.5
-0.7
STAT_DIS low level voltage 0.9 V
Low level STAT_DIS current V
= 0.9 V 1 µA
SD
STAT_DIS high level voltage 2.1 V
High level STAT_DIS current V
= 2.1 V 10 µA
SD
STAT_DIS hysteresis voltage 0.25 V
STAT_DIS clamp voltage
ISD=1mA
=-1mA
I
SD
5.5
-0.7
7V
7V
V
V
Doc ID 14472 Rev 3 11/40
Electrical specifications VND5E050K-E

Figure 4. Status timings

OPEN LOAD STATUS TIMING (without external pull-up)
I
< I
OUT
I
OUT
> I
OL
OL
V
t
CC
V
t
DSTKON
OUT
POL
OUT
< V
> V
OL
OL
V
IN
V
STAT
t
DOL(on)
OUTPUT STUCK TO V
V
IN
V
STAT
t
DOL(on)

Figure 5. Output voltage drop limitation

OPEN LOAD STATUS TIMING (with external pull-up)
I
< I
OUT
V
V
IN
STAT
t
DOL(on)
OL
V
OUT
> V
OL
OVER TEMP STATUS TIMING
Tj > T
V
V
IN
STAT
t
SDL
TSD
t
SDL
Vcc-V
out
Tj=150oC
V
on
Von/R
on(T)
Tj=25oC
=-40oC
T
j
I
out
12/40 Doc ID 14472 Rev 3
Loading...
+ 28 hidden pages