STAND-BY CONDITIONABLE TO MEET
”BLUE ANGEL” NORM (1W TOTAL POWER
CONSUMPTION)
■ INTERNALLY TRIMMEDZENER
REFERENCE
■ UNDERVOLTAGE LOCK-OUT WITH
HYSTERESIS
■ INTEGRATED START-UPSUPPLY
■ AVALANCHERUGGED
■ OVERTEMPERATUREPROTECTION
■ LOW STAND-BYCURRENT
■ ADJUSTABLECURRENTLIMITATION
VIPer20BSP
SMPS PRIMARY I.C.
PRELIMINARY DATA
10
1
PENTAWATT HVPower SO-10
DESCRIPTION
VIPer20B combineson the same silicon chip a
state-of-the-art PWM circuit together with an
optimized high voltageavalanche rugged Vertical
Power MOSFET(400V 1.3A).
Typical applications cover off line power supplies
with a secondarymax power capabilityof 30W. It
is compatible from both primary or secondary
regulation loop despite using around 50% less
components when compared with a discrete
solution. Burst mode operation is an additional
feature of this device, offering the possibility to
operateinstand-bymodewithoutextra
components.
BLOCK DIAGRAM
VDD
September 1999
13 V
_
+
ERROR
AMPLIFIER
0.5V
UVLO
LOGIC
ON/OFF
+
_
4.5V
SECURITY
LATCH
R/SSQ
OVERTEMP.
DETECTOR
2 µs
delay
OSC
OSCILLATOR
PWM
LATCH
R1
R2 R3
COMP
DRAIN
S
FFFF
Q
0.5V
_
+
+
300 ns
Blanking
6 V/A
_
CURRENT
AMPLIFIER
SOURCE
FC00490
1/17
VIPer20B / VIPer20BSP
ABSOLUTEMAXIMUM RATING
SymbolPara met e rVal u eUni t
V
I
V
V
OSC
V
COMP
I
COMP
V
I
D(AR)
P
T
T
THERMALDATA
R
thj-case
R
thj-a mb.
Continuous Dr ain-Sour ce Voltage (Tj = 25 to 125oC)-0.3 to 400V
DS
Maximum CurrentInternally LimitedA
D
Supply Volt age0 to 15V
DD
Volt a ge Range Input0 to V
DD
Volt a ge Range Input0 t o 5V
Maximum Conti nuou s C urrent±2mA
Electrostatic d ischarge (R = 1.5 KΩ C = 100p F )
esd
Avalanche Drain-Source Current , Repetiti ve or No t-R epetitiv e
=100oC, Pulse Width Limite d by TJmax, δ <1%)
(T
C
Power Dissi pation at Tc = 25oC57W
tot
Junction Op erating Temperature-40 to 140
j
St orage Temper at u r e-65 to 150
stg
2000V
TBDA
Ther mal Resistan c e Junction- caseMa x2.0
Ther mal Resistan c e Junction- ambient
70
Max
o
o
o
C/W
o
C/W
V
C
C
CONNECTION DIAGRAMS (Top View)
PENTAWATT HVPowerSO-10
CURRENT AND VOLTAGE CONVENTIONS
IDDID
IOSC
OSC
VDD
13V
VOSC
+
ICOMP
VCOMP
DRAINVDD
COMP SOURCE
VDS
2/17
FC00020
ORDERING NUMBERS
PENTAW AT T HVPowerSO -10
VIPer 20BVIPer20BSP
VIPer20B / VIPer20BSP
PINSFUNCTIONAL DESCRIPTION
DRAINPIN:
Integrated power MOSFET drain pin. It provides
internal bias current during start-up via an
integrated high voltage current source which is
switched off during normal operation.The device
is able to handle an unclampedcurrent during its
normal operation, assuring self protectionagainst
voltage surges, PCB stray inductance, and
allowing a snubberless operation for low output
power.
SOURCEPIN:
Power MOSFET source pin. Primary side circuit
commongroundconnection.
VDD PIN :
This pin providestwo functions:
- It corresponds to the low voltage supply of the
controlpart of the circuit. If V
the start-up current source is activatedand the
output power MOSFET is switched off untilthe
V
voltage reaches 11V. During this phase,
DD
the internal current consumption is reduced,
the V
pin is sourcing a currentof about 1mA
DD
and the COMP pin is shorted to ground. After
that, the current source is shut down, and the
devicetries to startupby switching again.
goes below 8V,
DD
- Thispin isalsoconnected to the error amplifier,
in order to allow primary as well as secondary
regulation configurations. In case of primary
regulation, an internal 13V trimmed reference
voltage is used to maintain V
secondary regulation, a voltage between 8.5V
and 12.5V will be put on V
transformerdesign, in orderto stuckthe output
of the transconductance amplifier to the high
state. The COMP pin behaves as a constant
at 13V. For
DD
DD
pin by
current source, and can easily be connectedto
the output of an optocoupler. Note that any
overvoltage due toregulation loop failure is still
detected by the error amplifier through the V
DD
voltage, which cannot overpass 13V. The
output voltage will be somewhat higher than
the nominalone, but still under control.
COMP PIN :
This pin provides two functions :
- It is the output of the error transconductance
amplifier, and allows for the connection of a
compensation network to provide the desired
transfer function of the regulation loop. Its
bandwidth can be easily adjusted to the
needed value withusual componentsvalue. As
statedabove,secondaryregulation
configurations are also implemented through
the COMP pin.
- When the COMP voltage is going below 0.5V,
the shut-downof the circuit occurs, with a zero
duty cycle for the power MOSFET.This feature
can be used to switch off the converter, and is
automatically activated by the regulation loop
(whatever is the configuration) to provide a
burst mode operation in case of negligible
output power or openload condition.
OSC PIN :
An R
to define the switching frequency. Note that
despite the connection of R
significant frequency change occurs for V
varying from 8V to 15V. It provides also a
synchronisationcapability, when connectedto an
external frequencysource.