ST VB325SP User Manual

®

VB325SP

HIGH VOLTAGE IGNITION COIL DRIVER

POWER I.C.

TYPE V

cl

I

cl

I

CC

VB325SP 380V 10A 150mA

■ PRIMARY COIL VOLTAGE INTERNALLY SET

■ COIL CURRENT LIMIT INTERNALLY SET

■ LOGIC LEVEL COMPATIBLE INPUT

■ DRIVING CURRENT QUASI PROPORTIONAL

TO COLLECTOR CURRENT

■ SINGLE FLAG-ON COIL CURRENT

■ LOW VOLTAGE CLAMP THERMAL

SHUTDOWN

DESCRIPTION

The VB325 SP is a hi gh vol tage po wer inte grated
circuit made using the STMicroelectronics

VIPower™ M1-3 tec hnology, with v ertical curre nt
flow power darlington and logic level compatible
driving c ircuit. T he enable pin all ows to ex ter nally
block the switch when the input is on. Built-in
protection circuit for coil current limiting and
collector voltage clamping allows the device to be
used as smart, high voltage, high current interface

BLOCK DIAGRAM

V

CC

10

1

PowerSO-10™

in advanced electronic ignition system. If the input
signal from the micro happens to remain high, the
device protects itself against over-heating by
forcing collect or current to smooth decr ease (low
voltage clamp feature ) and no undesi dered spark
occurs (see figure 4).

BD

HV

V

IN

DIAGNOSTIC
OUTPUT

DRIVER

QUASI PROP.

BASE CURRENT

R

LIMITER

V

CC

V

F1

V

V

R

E

-

REFERENCE

LIM

V

TH

LGND

THERMAL

PROTECTION

SENSE

SN

GND

C

November 2003 1/9

VB325SP

ABSOLUTE MAXIMUM RATING

Symbol Parameter Value Unit

C

CC

s

IN

s/b

BD

stg

E

Collect or voltage (Internally limited) -0.3 to V

c

clamp

Collect or curren t (Internally limi ted) 10 A
DC current on Emitter Power ± 10.5 A
Driving stage su pply volt age -0.3 to 7 V
Driving circuitry suppl y current ± 200 mA
DC current on Ground pin ± 1A
Input voltage -0.3 to V

+ 0.3 V

CC

Maximum Input Current 100 mA
Logic Input Frequency in Operative Mode DC to 150 Hz
Output Voltage Primary Threshold Cu rrent Level -0.3 to V

+ 0.3 V

CC

Flag Output Current 100 mA
Power Dissi pation (Tc=25°C) 125 W

Self Cla m ped Energy during Ou tput Power Clamping (See figure 2) 275 mJ
ESD voltage (HVc pin) ± 4KV
ESD voltage (Enable pin) + 1.5 ; -2 KV
ESD voltage (Other pins) ± 2KV
Input Darlington Base Current 150 mA
Input Dar lington Base Voltage Internally limited V
Operating Junction Temperature -40 to 150 °C

j

Storag e t e mp e r a ture Range -55 to 150 °C
Maximum Enable Voltage -0.3 to 5.5 V

E

Maximum Enable Current ± 150 µA

HV

I

I

C(gnd)

V

I

I

s(gnd)

V

I

IN

f

IN

V

OUT(flag)

I

OUT(flag)

P

max

E

V

ESD

V

ESD

V

ESD

I

BD

V

T

T

V

I

V

THERMAL DAT A

Symbol Parameter Value Unit

R

thj-case

R

thj-amb

Thermal resistance junction-case (MAX) 1 °C/W
Thermal resistance junction-ambient (MAX) 51 °C/W

PIN FUNCTION

No Name Function

1 - 5 LGND Signal Ground

2 - 3 - 4 GND Emitter Pow e r Groun d

6E Enable (*)
7V

CC

Logic Supply Voltage
8 BD Base Darli ngton
9 INPUT Logic input channel (Internal Pull Down)

10 FLAG Diagnostic Output Signal (Ope n Em itter)

TAB HV

(*) When grounded the Input is Enabled

C

Primary Coil Output Driver (Open Colle ctor)

CONNECTION DIAGRAM ( TOP VIEW)

LGND
GND
GND
GND
LGND

Pin 1 and Pin 5 must be ex ternally co nnected to Pins 2÷4.

E
V

CC

BD
INPUT
FLAG

6
7
8
9

10

TAB

HV

C

5
4
3
2
1

2/9

VB325SP

ELECTRICAL CHARACTERISTICS (5.3V < V

=3.75mH unless otherwise specified; See note 1)

L

coil

< 24V; VCC=5V ± 10%; -40ºC < Tj < 125ºC; R

bat

=580mΩ;

coil

Symbol Param eter Test Conditions Min Typ Max Unit

High Voltage Clamp I

V

cl

Low Voltage Clamp I

V

lcl

V

ce(sat)

I

CC(stdby)

I

CC

I

CC(peak)

V

I

I

c(off)

V

INH

V

V

IN(hyst)

I

INH

I

INL

I

INpd

V

diagH

V

diagL

I

diagTH

I

diagTD

I

diag

I

diag(leak)

V

E

t

ON

t

OFF

T

V

V

Note 1: param etric degratation are allowed with 5.3<Vb<10V an d Vb>24V.
Note 2: the primary coil current value I
Note 3: no inte r nal Pull-down .
Note 4: if ENAB LE pin is floating OUT =Off for every input status.
(*) Internally Limited

Power Stage Saturation
Voltage

Stand-by Supply Current IN=Off 11 mA
DC Logic Curr ent
Peak DC Logic Current

during On Phase

DC Logic Voltage 4.5 5.5 V

CC

Coil Curre nt Limit -40ºC < Tj < 125ºC (See note 2) 9 11 A

cl

Output Off State Current IN=Off; V
High Level Input Volt age VCC=4.5V 4 V
Low Level Input Voltage VCC=5.5V -0.3 0.8 V

INL

Input Thre shold Hyst eresis 0.4 V
High Level Input Current VIN=4V 100 µA
Low Level Input Current VIN=0.8V 0 30 µA
Inpu t A ctive Pull Down VIN=4V 10 100 µA
High Level Flag Output

Voltage
Low Level Flag Output

Voltage
Coil Current Level

Threshold
Coil Current Level

Threshol d Drift
High Level Flag Output

Current
Leakage C urrent on Flag

Output
Antip ar allel D iode Fo rwa rd

F

Voltage
Sing le Pulse Avalanche

s/b

Ener gy
Turn-on time

Turn-off time
Ther ma l sh ut-down

sd

intervention
High Level Enable Voltage VIN=V

EH

Low Level Enable Voltage V

EL

must be measured 1ms after desaturation of the power stage.

cl

=6.5A 320 380 420 V

coil

=6.5A; Tj=T

coil

sd

30 40 50 V

IC=6A; VIN=4V 1.5 2 V

Vb=16V; IC=6.5A; f=1 00Hz; Load = Coil;
VCC=5.5V

40 mA

IC=6.5A 100 150 mA

=24V; VCC=5V; Tj=25ºC 5 mA

HVC

CC

R

EXT

R

EXT

=22KΩ; C

=22KΩ; C

=1nF (Se e note 3) V

EXT

=1nF (Se e note 3) 0.5 V

EXT

- 1 V

CC

CC

Tj=25ºC 4.25 4.5 4.75 A

(See figure 1)

IC > I

diagTH

; V

=3V 0.5 mA

diag

VIN=Low; VCC=5.5V 10 µA

= -1A 2 V

I

C

L=6mH; IC= 8A 180 mJ
Rc=0.5Ω; Lc=3.75mH; Tj=25ºC;

V

=13V (S ee figure 6)

bat

Rc=0.5Ω; Lc=3.75mH; IC=6.5A; Tj=25ºC;
V

=13V (S ee figure 6)

bat

15µs

15 25 µs

150 ºC

; OUT=Off (See Note 4) 2 V

INH

free to follow V

OUT

IN

0.40 V

V

V

3/9