ST STM32L4R9I-EVAL, UM2248 User Manual

Page 1
Introduction
UM2248
User manual
Evaluation board with STM32L4R9AI MCU
The STM32L4R9I-EVAL board is designed as complete demonstration and development platform for the STMicroelectronics Arm microcontroller with four I²C buses, three SPI and six USART ports, CAN port, two SAI ports, 12-bit ADC, 12-bit DAC, internal 640-Kbyte SRAM and 2-Mbyte Flash memory, two Octo-SPI memory interfaces, touch-sensing capability, USB OTG FS port, LCD-TFT controller, MIPI interface and JTAG debugging support.
The STM32L4R9I-EVAL, shown in Figure 3, Figure 4, and Figure 5, is used as a reference design for user application development before porting to the final product.
The full range of hardware features on the board helps the user to evaluate all the peripherals (USB, USART, digital microphones, ADC and DAC, TFT LCD, MIPI DSI display, LDR, SRAM, NOR Flash memory device, Octo-SPI Flash memory device, microSD™ card, sigma-delta modulators, CAN transceiver, EEPROM) and develop applications. Extension headers allow easy connection of a daughterboard or wrapping board for a specific application.
An ST-LINK/V2-1 is integrated on the board, as the embedded in-circuit debugger and programmer for the STM32 MCU and the USB virtual COM port bridge.
DSI host controller, flexible memory controller (FMC), 8- to 14-bit camera
Cortex®-M4 core-based STM32L4R9AI
October 2017 DocID030791 Rev 2 1/87
www.st.com
1
Page 2
Contents UM2248
Contents
1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2 Product marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3 System requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4 Development toolchains . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
5 Demonstration software . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6 Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
7 Delivery recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
8 Technology partners . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
9 Hardware layout and configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
9.1 STM32L4R9I-EVAL board views . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
9.2 Mechanical dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
9.3 ST-LINK/V2-1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
9.3.1 Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9.3.2 ST-LINK/V2-1 firmware upgrade . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9.4 ETM trace . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9.5 Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
9.5.1 Supplying the board through ST-LINK/V2-1 USB port . . . . . . . . . . . . . . 20
9.5.2 Using ST-LINK/2-1 along with powering through CN18 power jack . . . 20
9.6 Clock references . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
9.7 Reset sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
9.8 Boot option . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
9.8.1 Bootloader limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
9.9 Audio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
9.9.1 Digital microphones . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
9.9.2 Headphones outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
9.9.3 Limitations in using audio features . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2/87 DocID030791 Rev 2
Page 3
UM2248 Contents
9.10 USB OTG FS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
9.10.1 STM32L4R9I-EVAL used as USB device . . . . . . . . . . . . . . . . . . . . . . . 26
9.10.2 STM32L4R9I-EVAL used as USB host . . . . . . . . . . . . . . . . . . . . . . . . . 26
9.10.3 Limitations in using USB OTG FS port . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.10.4 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.11 RS232 port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.11.1 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.12 microSD card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.12.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.12.2 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
9.13 Motor control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
9.13.1 Board modifications to enable motor control . . . . . . . . . . . . . . . . . . . . . 30
9.13.2 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9.14 CAN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
9.14.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
9.14.2 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
9.15 Extension connectors CN5, CN6, CN13 and CN14 . . . . . . . . . . . . . . . . . 34
9.16 User LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
9.17 Physical input devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
9.17.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
9.18 Operational amplifier and comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
9.18.1 Operational amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
9.18.2 Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
9.18.3 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9.19 Analog input, output, VREF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9.20 SRAM device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
9.20.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.20.2 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.21 NOR Flash memory device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.21.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.21.2 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.22 EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.22.1 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.23 EXT_I2C connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
9.24 Octo-SPI Flash memory device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
DocID030791 Rev 2 3/87
5
Page 4
Contents UM2248
9.24.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.24.2 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.25 Octo-SPI DRAM device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.25.1 Operating voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.26 Touch-sensing button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
9.26.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
9.27 MFX MCU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
9.28 IDD measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
9.29 DSI display (MIPI) connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
9.29.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
9.30 TFT LCD (RGB and FMC mode) connector . . . . . . . . . . . . . . . . . . . . . . . 44
9.30.1 Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
9.31 PMOD connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
9.32 MB1314 DSI display board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
9.33 MB1315 TFT LCD board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
10 Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
10.1 Motor-control connector CN1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
10.2 External I
10.3 USB OTG FS Micro-AB connector CN3 . . . . . . . . . . . . . . . . . . . . . . . . . . 50
10.4 Analog input-output connector CN4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
10.5 Extension connectors CN5, CN6, CN13 and CN14 . . . . . . . . . . . . . . . . . 51
10.6 RS232 connector CN7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
10.7 microSD connector CN8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
10.8 MFX programming connector CN9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
10.9 STDC14 connector CN11 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
10.10 Trace debugging connector CN12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
10.11 TAG connector CN15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
10.12 DSI display connector CN16 (MIPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
10.13 JTAG connector CN17 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
10.14 Power connector CN18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
10.15 ST-LINK/V2-1 programming connector CN19 . . . . . . . . . . . . . . . . . . . . . 61
2
C connector CN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
10.16 TFT LCD connector CN20 (RGB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
10.17 ST-LINK/V2-1 USB Micro-B connector CN21 . . . . . . . . . . . . . . . . . . . . . 61
4/87 DocID030791 Rev 2
Page 5
UM2248 Contents
10.18 CAN D-type male connector CN22 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
11 Electrical schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Appendix A I/O assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
DocID030791 Rev 2 5/87
5
Page 6
List of tables UM2248
List of tables
Table 1. Setting of configuration elements for trace connector CN12 . . . . . . . . . . . . . . . . . . . . . . . 19
Table 2. Power supply related jumpers settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Table 3. X1 crystal related solder bridge settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 4. X2 crystal related solder bridge settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 5. Boot selection switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 6. Digital microphone-related jumper settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 7. Motor-control terminal and function assignment. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 8. CAN related jumpers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 9. Port assignment for control of physical input devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 10. Configuration elements related with OpAmp1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 11. Configuration elements related with Comp2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 12. SRAM chip select configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 13. NOR Flash memory related jumper . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 14. Configuration elements related with Octo-SPI Flash device . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 15. Touch-sensing-related configuration elements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 16. MFX signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 17. IDD measurement related jumper setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 18. DSI display module connector CN16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 19. TFT LCD module connector CN20 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 20. PMOD connector P1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 21. MB1314 board connector CN1 pin function description . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 22. MB1315 board connector CN1 pin function description . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Table 23. Motor-control connector CN1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 24. EXT_I2C connector CN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 25. USB OTG FS Micro-AB connector CN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Table 26. Analog input-output connector CN4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 27. Daughter board extension connector CN5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 28. Daughter board extension connector CN6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 29. Daughter board extension connector CN13 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Table 30. Daughter board extension connector CN14 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Table 31. RS232 D-sub male connector. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 32. microSD connector CN8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 33. STDC14 debugging connector CN11 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 34. Trace debugging connector CN12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 35. TAG debugging connector CN15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 36. JTAG/SWD debugging connector CN17 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 37. USB Micro-B connector CN21 (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 38. CAN D-type 9-pin male connector CN22 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 39. STM32L4R9I-EVAL I/O assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 40. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
6/87 DocID030791 Rev 2
Page 7
UM2248 List of figures
List of figures
Figure 1. STM32L4R9I-EVAL hardware block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 2. STM32L4R9I-EVAL board (top side) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 3. STM32L4R9I-EVAL board (top view) with round DSI display MB1314 daughterboard . . . 13
Figure 4. STM32L4R9I-EVAL board (top view) with TFT LCD MB1315 daughterboard . . . . . . . . . . 14
Figure 5. STM32L4R9I-EVAL board (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 6. MB1313 STM32L4R9I-EVAL board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 7. MB1314 DSI display daughterboard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 8. USB composite device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 9. PCB top-side rework for motor control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 10. PCB bottom-side rework for motor control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 11. Motor-control connector CN1 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 12. EXT_I2C connector CN2 (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 13. USB OTG FS Micro-AB connector CN3 (Front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 14. Analog input-output connector CN4 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Figure 15. RS232 D-sub male connector (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 16. microSD connector CN8 (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 17. STDC14 debugging connector CN11 (top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 18. ETM trace debugging connector CN12 (Top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Figure 19. JTAG/SWD debugging connector CN17 (Top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 20. Power-supply connector CN18 (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 21. USB Micro-B connector CN21 (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 22. CAN D-type 9-pin male connector CN22 (front view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Figure 23. Overall schematics for the STM32L4R9I-EVAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 24. STM32L4R9I-EVAL MCU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 25. Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 26. SRAM and NOR Flash memory devices and TFT LCD . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 27. Audio codec device. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 28. DSI display connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 29. Physical control peripherals, microSD card and EEPROM. . . . . . . . . . . . . . . . . . . . . . . . . 70
Figure 30. Analog input and output and touch-sensing device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Figure 31. ST-LINK/V2-1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Figure 32. IDD measurement. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 33. JTAG and trace debug connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Figure 34. Motor-control connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Figure 35. USB OTG FS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 36. USART, CAN transceiver and PMOD connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Figure 37. Octo-SPI Flash memory device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 38. Extension connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
DocID030791 Rev 2 7/87
7
Page 8
Features UM2248

1 Features

STM32L4R9AII6 Arm-based microcontroller with 2 Mbytes of Flash memory and 640 Kbytes of RAM in a UFBGA169 package
1.2” 390x390 pixels MIPI DSI round LCD
4.3” 480x272 pixels TFT LCD with RGB mode
Two ST-MEMS digital microphones
8-Gbyte microSD card bundled
16-Mbit (1 M x 16 bit) SRAM device
128-Mbit (8 M x 16 bit) NOR Flash memory device
512-Mbit Octo-SPI Flash memory device with double transfer rate (DTR) support
64-Mbit Octo-SPI SRAM memory device with HyperBus interface support
EEPROM supporting 1 MHz I²C-bus communication speed
Reset and wake-up / tamper buttons
Joystick with four-way controller and selector
Touch-sensing button
Light-dependent resistor (LDR)
Potentiometer
Coin battery cell for power backup
Board connectors:
Two jack outputs for stereo audio headphone with independent content
Slot for microSD card supporting SD and SDHC
TFT LCD standard connector
MIPI DSI display standard connector
EXT_I2C connector supports I²C bus
RS-232 port configurable for communication or MCU flashing
USB OTG FS Micro-AB port
CAN 2.0A/B-compliant port
Connector for ADC input and DAC output
JTAG/SWD connector
ETM trace debug connector
User interface through USB virtual COM port
Embedded ST-LINK/V2-1 debug and flashing facility
TAG connector
STDC14 connector
PMOD connector
Board expansion connectors:
Motor-control connector
Extension connector for daughterboard
Flexible power-supply options: power jack, ST-LINK/V2-1 USB connector, USB OTG FS connector, daughterboard
On-board ST-LINK/V2-1 debugger/programmer with USB re-enumeration capability:
8/87 DocID030791 Rev 2
Page 9
UM2248 Product marking
mass storage, virtual COM port and debug port
Microcontroller supply voltage: fixed 3.3 V or adjustable range from 1.71 V to 3.6 V
MCU current consumption measurement circuit
Access to comparator and operational amplifier of STM32L4R9AII6
Comprehensive free software libraries and examples available with the STM32Cube
package
Support of a wide choice of integrated development environments (IDEs) including IAR™, Keil
, GCC-based IDEs

2 Product marking

Evaluation tools marked as “ES” or “E” are not yet qualified and therefore not ready to be used as reference design or in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples tools as reference design or in production.
“E” or “ES” marking examples of location:
On the targeted STM32 that is soldered on the board (for illustration of STM32 marking, refer to the STM32 datasheet “Package information” paragraph at the www.st.com website).
Next to the evaluation tool ordering part number that is stuck or silk-screen printed on the board.
This board features a specific STM32 device version which allows the operation of any stack or library. This STM32 device shows a “U” marking option at the end of the standard part number and is not available for sales.

3 System requirements

Windows® OS (XP, 7, 8, 10) or Linux® or macOS
USB Type-A to Macro-B cable

4 Development toolchains

Arm® Keil®: MDK-ARM™
IAR™: EWARM
GCC-based IDEs (free AC6: SW4STM32, Atollic® TrueSTUDIO®
a. On Windows only
(a)
(a)
(a)
and others)
DocID030791 Rev 2 9/87
86
Page 10
Demonstration software UM2248

5 Demonstration software

The demonstration software, included in the STM32Cube package corresponding to on­board MCU, is preloaded in the STM32 Flash memory for easy demonstration of the device peripherals in standalone mode. The latest versions of the demonstration source code and associated documentation are available from www.st.com.

6 Ordering information

To order the evaluation board based on the STM32L4R9AII6 MCU, use the order code STM32L4R9I-EVAL.

7 Delivery recommendations

Before the first use, make sure that, no damage occurred to the board during shipment and no socketed components are loosen in their sockets or fallen into the plastic bag.
In particular, pay attention to the following components:
1. microSD card in its CN8 receptacle
2. DSI display MB1314 daughterboard in its CN16 connector
For product information related with STM32L4R9AII6 microcontroller, visit www.st.com website.

8 Technology partners

MACRONIX: 512-Mbit Octo-SPI Flash, part number MX25LM51245GXDI00
10/87 DocID030791 Rev 2
Page 11
UM2248 Hardware layout and configuration
06Y9
9
SRZHUVXSSO\
9
SRZHUVXSSO\
9''$'-
SRZHUVXSSO\
670/5$,,
8)%*$
9%$7
57&
2FWR63,
2FWR63,
6',2
27*)6
76&
/386$57
63,
&$1
8$57
'$3
')6'0
6$,
0,3,'6,
5*%
)0&
,&
$'&'$&
23$03
&203
*3,2
$XGLRFRGHF
'6,/&'FRQQHFWRU
7)7/&'FRQQHFWRU
125)ODVK
65$0365$0
((3520
(;7B,&FRQQHFWRU
$'&'$&FRQQHFWRU
3RWHQWLRPHWHU/'5
-R\VWLFNEXWWRQV
/('V
0RWRUFRQWURO
FRQQHFWRU
302'FRQQHFWRU
&$1FRQQHFWRU
67/,1.9
-7$*6:'FRQQHFWRU
7$*FRQQHFWRU
7UDFHFRQQHFWRU
67'&FRQQHFWRU
9EDWWHU\
.+]FU\VWDO
2FWR63,)ODVK
2FWR63,65$0
PLFUR6'FDUG
86%FRQQHFWRU
2QH763$'
56FRQQHFWRU
0(0V

9 Hardware layout and configuration

The STM32L4R9I-EVAL board is designed around STM32L4R9AII6 target microcontroller in UFBGA 169-pin package. components. Figure 2 shows the location of main components on the evaluation board.
Figure 3, Figure 4, and Figure 5 are the three images showing the
STM32L4R9I-EVAL board top view with round DSI display, top view with TFT LCD, and bottom view.

Figure 1. STM32L4R9I-EVAL hardware block diagram

Figure 1 illustrates STM32L4R9AII6 connections with peripheral
DocID030791 Rev 2 11/87
86
Page 12
Hardware layout and configuration UM2248

Figure 2. STM32L4R9I-EVAL board (top side)

12/87 DocID030791 Rev 2
Page 13
UM2248 Hardware layout and configuration

9.1 STM32L4R9I-EVAL board views

Figure 3. STM32L4R9I-EVAL board (top view) with round DSI display MB1314 daughterboard

Picture is not contractual
DocID030791 Rev 2 13/87
86
Page 14
Hardware layout and configuration UM2248

Figure 4. STM32L4R9I-EVAL board (top view) with TFT LCD MB1315 daughterboard

Picture is not contractual
14/87 DocID030791 Rev 2
Page 15
UM2248 Hardware layout and configuration

Figure 5. STM32L4R9I-EVAL board (bottom view)

Picture is not contractual
DocID030791 Rev 2 15/87
86
Page 16
Hardware layout and configuration UM2248

9.2 Mechanical dimensions

Figure 6. MB1313 STM32L4R9I-EVAL board

16/87 DocID030791 Rev 2
Page 17
UM2248 Hardware layout and configuration

Figure 7. MB1314 DSI display daughterboard

9.3 ST-LINK/V2-1

ST-LINK/V2-1 facility for debug and flashing of STM32L4R9AII6, is integrated on the STM32L4R9I-EVAL board.
Compared to ST-LINK/V2 stand-alone tool available from STMicroelectronics, ST-LINK/V2­1 offers new features and drops some others.
New features:
USB software re-enumeration
Virtual COM port interface on USB
Mass storage interface on USB
USB power management request for more than 100mA power on USB
DocID030791 Rev 2 17/87
86
Page 18
Hardware layout and configuration UM2248
Features dropped:
SWIM interface
The USB connector CN21 is usable to power STM32L4R9I-EVAL regardless of the ST-LINK/V2-1 facility use for debugging or for flashing STM32L4R9AII6. This holds also when ST-LINK/V2 stand-alone tool is connected to CN12 or CN17 or CN11 or CN15 connector and used for debugging or flashing STM32L4R9AII6. Section 9.5 provides more detail on powering STM32L4R9I-EVAL. For full detail on both versions of the debug and flashing tool, the stand-alone ST-LINK/V2 and the embedded ST-LINK/V2-1, refer to www.st.com.

9.3.1 Drivers

Before connecting STM32L4R9I-EVAL to a Windows (XP, 7, 8 10) PC via USB, a driver for ST-LINK/V2-1 must be installed. It is available from www.st.com.
In case the STM32L4R9I-EVAL board is connected to the PC before installing the driver, the Windows device manager may report some USB devices found on STM32L4R9I-EVAL as “Unknown”. To recover from this situation, after installing the dedicated driver downloaded from www.st.com, the association of “Unknown” USB devices found on STM32L4R9I-EVAL to this dedicated driver must be updated in the device manager manually. It is recommended to proceed using USB Composite Device line, as shown in
Figure 8.
Figure 8. USB composite device

9.3.2 ST-LINK/V2-1 firmware upgrade

For its own operation, ST-LINK/V2-1 employs a dedicated MCU with Flash memory. Its firmware determines ST-LINK/V2-1 functionality and performance. The firmware may evolve during the life span of STM32L4R9I-EVAL to include new functionality, fix bugs or support new target microcontroller families. It is therefore recommended to keep ST-LINK/V2-1 firmware up to date. The latest version is available from www.st.com.

9.4 ETM trace

The connector CN12 is available to output trace signals used for debug. By default, the evaluation board is configured such that, STM32L4R9AII6 signals PE2, PE5 and PE6 are not connected to trace outputs Trace_CK, Trace_D2, and Trace_D3 of CN12. They are used for other functions.
18/87 DocID030791 Rev 2
Page 19
UM2248 Hardware layout and configuration
Tabl e 1 shows the setting of configuration elements to shunt PE2, PE5 and PE6 MCU ports
to CN12 connector, to use them as debug trace signals.

Table 1. Setting of configuration elements for trace connector CN12

Element Setting Configuration
R53
SB56
R209 SB59
R211 SB60
SB56 open
SB56 closed
SB59 open
R209 out
SB59 closed
SB60 open
R211 out
SB60 closed
Warning: Enabling the CN12 trace outputs through hardware modifications described in
Tabl e 1 results in reducing the memory address bus width to 20 address lines and so the
addressable space to 1 Mwords of 16 bits. As a consequence, the on-board SRAM and NOR Flash memory usable capacity is reduced to 16 Mbits.

9.5 Power Supply

The STM32L4R9I-EVAL board is designed to be powered from 5 V DC power source. It incorporates a precise polymer Zener diode (Poly-Zen) protecting the board from damage due to wrong power supply. One of the following four 5 appropriate board configuration:
Power jack CN18, marked PSU_DC5V on the board. A jumper must be placed in E5V location of JP11. The positive pole is on the center pin as illustrated in Figure 20.
Micro-B USB receptacle CN21 of ST-LINK/V2-1, provides up to 500mA to the board. Offering enumeration feature described in Section 9.5.1.
Micro-AB USB receptacle CN3 of USB OTG interface, marked USB OTG_FS on the board, supplies up to 500mA to the board.
Pin 39 of CN5 and Pin 39 of CN6 extension connectors for custom daughterboard, marked D5V on the board.
R53 in
R53 out
R209 in
R211 in
Default setting. PE2 connected to memory address line A23.
PE2 connected to Trace_CK on CN12. A23 pulled down.
Default setting. PE5 connected to memory address line A21.
PE5 connected to Trace_D2 on CN12. A21 pulled down.
Default setting. PE6 connected to memory address line A22.
PE6 connected to Trace_D3 on CN12. A22 pulled down.
V DC power inputs is usable with an
No external power supply is provided with the board.
LD7 red LED turns on when the voltage on the power line marked as +5 V is present. All supply lines required for the operation of the components on STM32L4R9I-EVAL are derived from that +5
V line.
Table 2 describes the setting of all jumpers related with powering STM32L4R9I-EVAL and
extension board. VDD_MCU is STM32L4R9AII6 digital supply voltage line. It is possible to drive the boards with either fixed 3.3 RV3 potentiometer and producing a range of voltages between 1.71
V or with an adjustable voltage regulator controlled by
V and 3.6 V.
DocID030791 Rev 2 19/87
86
Page 20
Hardware layout and configuration UM2248

9.5.1 Supplying the board through ST-LINK/V2-1 USB port

To power STM32L4R9I-EVAL in this way, the USB host (a PC) gets connected with the STM32L4R9I-EVAL board’s Micro-B USB receptacle, via a USB cable. This event starts the USB enumeration procedure. In its initial phase, the host’s USB port current supply capability is limited to 100 mA. It is enough because only ST-LINK/V2-1 part of STM32L4R9I-EVAL draws power at that time. If the solder bridge SB33 is open, the U22 ST890 power switch is set to OFF position, which isolates the remainder of STM32L4R9I­EVAL from the power source. In the next phase of the enumeration procedure, the host PC informs the ST-LINK/V2-1 facility of its capability to supply up to 300 mA of current. If the answer is positive, the ST-LINK/V2-1 sets the U22 ST890 switch to ON position to supply power to the remainder of the STM32L4R9I-EVAL board. If the PC USB port is not capable of supplying up to 300 mA of current, the CN18 power jack is available to supply the board.
Should a short-circuit occur on the board, the ST890 power switch protects the USB port of the host PC against a current demand exceeding 600 mA, In such an event, the LD8 LED lights on.
The STM32L4R9I-EVAL board is also supply-able from a USB power source not supporting enumeration, such as a USB charger, as shown in power switch ON regardless of enumeration procedure result and passes the power unconditionally to the board.
The LD7 red LED turns on whenever the whole board is powered.
Table 2. ST-LINK/V2-1 turns the ST890

9.5.2 Using ST-LINK/2-1 along with powering through CN18 power jack

If the board requires more than 300 mA of supply current, this cannot be provided by host PC connected to ST-LINK/2-1 USB port, used for debugging or flashing STM32L4R9AII6. In such a case, the board is supplied through CN18 (marked PSU_DC5V on the board).
To do this, it is important to power the board before connecting it with the host PC, which requires the following sequence to be respected:
1. Set the jumper in JP11 header in E5V position
2. Connect the external 5 V power source to CN18
3. Check the red LED LD7 is turned on
4. Connect host PC to USB connector CN21
In case the board demands more than 300 mA and the host PC is connected via USB before the board is powered from CN18, there is a risk of the following events to occur, in the order of severity:
1. The host PC is capable of supplying 300 mA (the enumeration succeeds) but it does not incorporate any over-current protection on its USB port. It is damaged due to over­current.
2. The host PC is capable of supplying 300 mA (the enumeration succeeds) and it has a built-in over-current protection on its USB port, limiting or shutting down the power out of its USB port when the excessive current demand from STM32L4R9I-EVAL is detected. This causes an operating failure to STM32L4R9I-EVAL.
3. The host PC is not capable of supplying 300 mA (the enumeration fails) so ST-LINK/V2­1 does not supply the remainder of STM32L4R9I-EVAL from its USB port VBUS line.
20/87 DocID030791 Rev 2
Page 21
UM2248 Hardware layout and configuration
(9
89
67ON '9
(9
89
67ON '9
(9
89
67ON '9
(9
89
67ON '9
(9
89
67ON '9
Jumper /
solder bridge
JP11
Power
source
selector
JP8
Vbat
connection
JP10 VDD_MCU connection
JP1
VDD_USB connection
Table 2. Power supply related jumpers settings
Setting Configuration
STM32L4R9I-EVAL is supplied through CN18 power jack (marked PSU_DC5V). CN5 and CN6 extension connectors do not pass the 5 V of STM32L4R9I-EVAL to daughterboard.
STM32L4R9I-EVAL is supplied through CN3 Micro-AB USB connector. CN5 and CN6 extension connectors do not pass the 5 V of STM32L4R9I-EVAL to daughterboard.
Default setting. STM32L4R9I-EVAL is supplied through CN21 Micro-B USB
connector. CN5 and CN6 extension connectors do not pass the 5 V of STM32L4R9I-EVAL to daughterboard.
STM32L4R9I-EVAL is supplied through pin 39 of CN5 and pin 39 of CN6 extension connectors.
STM32L4R9I-EVAL is supplied through CN18 power jack. CN5 and CN6 extension connectors pass the 5 V of STM32L4R9I-EVAL to daughterboard. Make sure to disconnect from the daughterboard, any power supply that may generate conflict with the power supply on CN18 power jack.
Vbat is connected to battery.
Default setting. Vbat is connected to VDD.
Default setting. VDD_MCU (VDD terminals of STM32L4R9AII6) is
connected to fixed +3.3 V.
VDD_MCU is connected to voltage in the range from +1.71 V to +3.6 V, adjustable with potentiometer RV3.
Default setting. VDD_USB (VDDUSB terminal of STM32L4R9AII6) is
connected with VDD_MCU.
VDD_USB is connected to +3.3 V.
DocID030791 Rev 2 21/87
86
Page 22
Hardware layout and configuration UM2248
Table 2. Power supply related jumpers settings (continued)
Jumper /
solder
bridge
JP2
VDDA
connection
Setting Configuration
Default setting. VDDA terminal of STM32L4R9AII6 is connected with
VDD_MCU.
VDDA terminal of STM32L4R9AII6 is connected to +3.3 V.
JP3
VDD_IO
connection
SB33
SB33 Off
Powering
through
USB of ST-
LINK/V2-1
SB33 On
1. On all ST-LINK/V2-1 boards, the target application is now able to run even if the STLINK/V2-1 is either not connected to an USB host, or is powered through a USB charger (or through a not-enumerating USB host).

9.6 Clock references

Two clock references are available on STM32L4R9I-EVAL for STM32L4R9AII6 microcontroller.
32.768 kHz crystal X1, for embedded RTC
25 MHz crystal X2, for mail clock generator
Default setting. VDD_IO (VDDIO2 terminals of STM32L4R9AII6) is
connected with VDD_MCU.
VDD_IO is open.
Default setting. Micro-B USB connector CN21 of ST-LINK/V2-1 is usable to
supply power to the STM32L4R9I-EVAL board remainder, depending on host PC USB port’s powering capability declared in the enumeration.
Micro-B USB connector CN21 of ST-LINK/V2-1 supplies power to the STM32L4R9I-EVAL board remainder. Setting for powering the board through CN21 using USB charger.
(1)
The main clock generation is possible via an internal RC oscillator, disconnected by removing resistors R61 and R65 when internal RC clock is used.
Solder
bridge
SB50
22/87 DocID030791 Rev 2

Table 3. X1 crystal related solder bridge settings

Setting Configuration
Default setting.
Open
Closed
PC14 OSC32_IN terminal is not routed to extension connector CN5. X1 is used as clock reference.
PC14 OSC32_IN is routed to extension connector CN5. Resistor R50 must be removed, for X1 quartz circuit not to disturb clock reference or source on daughterboard.
Page 23
UM2248 Hardware layout and configuration
Table 3. X1 crystal related solder bridge settings (continued)
Solder
bridge
SB49
Solder
bridge
SB52
SB53
Setting Configuration
Default setting.
Open
Closed
PC15 OSC32_OUT terminal is not routed to extension connector CN5. X1 is used as clock reference.
PC15 OSC32_OUT is routed to extension connector CN5. Resistor R49 must be removed, for X1 quartz circuit not to disturb clock reference on daughterboard.

Table 4. X2 crystal related solder bridge settings

Setting Configuration
Default setting.
Open
Closed
Open
Closed
PH0 OSC_IN terminal is not routed to extension connector CN5. X2 is used as clock reference.
PH0 OSC_IN is routed to extension connector CN5. Resistor R61 must be removed, in order not to disturb clock reference or source on daughterboard.
Default setting. PH1 OSC_OUT terminal is not routed to extension connector CN5.
X2 is used as clock reference.
PH1 OSC_OUT is routed to extension connector CN5. Resistor R65 must be removed, in order not to disturb clock reference or source on daughterboard.

9.7 Reset sources

The reset signal of STM32L4R9I-EVAL board is active low.
Sources of reset are listed below:
reset button B2
JTAG/SWD connector CN17, ETM trace connector CN12, STDC14 connector CN11
and TAG connector CN15 (reset from debug tools)
reset through extension connector CN6 pin 27 (reset from daughterboard)
embedded ST-LINK/V2-1

9.8 Boot option

After reset, the STM32L4R9AII6 MCU boot is available from the following embedded memory locations:
main (user, non-protected) Flash memory
system (protected) Flash memory
RAM, for debugging
DocID030791 Rev 2 23/87
86
Page 24
Hardware layout and configuration UM2248
!
!
The boot option is configured by setting switch SW1 (BOOT) and the boot base address programmed in the nBOOT1, nBOOT0 and nSWBOOT0 of FLASH_OPTR option bytes.
Switch Setting Description
SW1

Table 5. Boot selection switch

Default setting. BOOT0 line is tied low. STM32L4R9AII6 boots from main Flash
memory or system memory.
BOOT0 line is tied high. STM32L4R9AII6 boots from system Flash memory (nBOOT1 bit of FLASH_OPTR register is set high) or from RAM (nBOOT1 is set low).

9.8.1 Bootloader limitations

Boot from system Flash memory results in executing bootloader code stored in the system Flash memory protected against writing and erasing. This allows in-system programming (ISP), that is, flashing the STM32 user Flash memory. It also allows writing data into RAM. The data come in via one of communication interfaces such as USART, SPI, I2C bus, USB or CAN.
Bootloader version is identified by reading the Bootloader ID at the address 0x1FFF6FFE: the content is 0x91 for bootloader V9.1 and 0x92 for V9.2.
The STM32L4R9AII6 part soldered on the STM32L4R9I-EVAL main board is marked with a date code corresponding to its date of manufacturing. STM32L4R9AII6 parts with a date code prior or equal to week 37 of 2017 are fitted with bootloader V9.1 affected by the limitations to be worked around, as described hereunder. Parts with the date code starting from week 38 of 2017 contain bootloader V9.2 in which the limitations no longer exist.
To locate the visual date code information on the STM32L4R9II6 package, refer to its datasheet (DS12023) available at www.st.com, section Package Information. Date code related portion of the package marking takes Y WW format, where Y is the last digit of the year and WW is the week. For example, a part manufactured in week 38 of 2017 bares the date code 7 38.
There is also another mean to identify the need for workaround: before opening the blister of the Discovery Kit, just check the back side of the blister. At the bottom left side, if the reference number is equal or higher than 32L4R9IDISCO/ 02-0, it means the bootloader version is V9.2 and there is no need to apply workaround. Any other inferior number like 01-0 will need the workaround.
Bootloader ID for the bootloader V9.1 is 0x91.
The following limitation exists in the bootloader V9.1:
Some user Flash memory data get corrupted when written via SPI interface
Description:
During bootloader SPI Write Flash operation, some random 64-bits (2 double-words) may be left blank at 0xFF
Workarounds:
24/87 DocID030791 Rev 2
Page 25
UM2248 Hardware layout and configuration
WA1: add a delay between sending Write command and its ACK request. Its duration should be the duration of the 256-Byte Flash write time.
WA2: read back after each write operation (256 bytes or at end of user code flashing) and in case of error start write again.
WA3: Using bootloader, load a patch code in RAM to write in Flash memory through same Write Memory write protocol as bootloader (code provided by ST). The patch code is available for download from www.st.com website with a readme.txt file containing usage instructions.

9.9 Audio

A codec connected to STM32L4R9AII6 SAI interface supports DSAI port TDM feature. This offers STM32L4R9AII6 the capability to simultaneously stream two independent stereo audio channels to two separate stereo analog audio outputs.
There are two digital microphones on STM32L4R9I-EVAL board.

9.9.1 Digital microphones

U30 and U31 on STM32L4R9I-EVAL board are MP34DT01TR MEMS digital omnidirectional microphones providing PDM (pulse density modulation) outputs. To share the same data line, their outputs are interlaced. The combined data output of the microphones is directly routed to STM32L4R9AII6 terminals, thanks to the integrated input digital filters. The microphones are supplied with programmable clock generated directly by STM32L4R9AII6.
As an option, the microphones is connected to U26, Wolfson audio codec device, WM8994. In that configuration, U26 also supplies the PDM clock to the microphones.
Regardless of where the microphones are routed to, STM32L4R9AII6 or WM8994, their power supplier is either VDD or MICBIAS1 output of the WM8994 codec device.
Tabl e 6 shows settings of all jumpers associated with the digital microphones on the board.
Jumper Setting Configuration
JP16
JP15
Table 6. Digital microphone-related jumper settings
PDM clock for digital microphones comes from WM8994 codec.
Default setting. PDM clock for digital microphones comes from STM32L4R9AII6.
Power supply of digital microphones is generated by WM8994 codec.
Default setting. Power supply of digital microphones is V
DD
.
DocID030791 Rev 2 25/87
86
Page 26
Hardware layout and configuration UM2248

9.9.2 Headphones outputs

The STM32L4R9I-EVAL board potentially drives two sets of stereo headphones. Identical or different stereo audio content are played back in each set of headphones. STM32L4R9AII6 sends up to two independent stereo audio channels, via its SAI1 TDM port, to the WM8994 codec device. The codec device converts the digital audio stream to stereo analog signals. It then boosts them for direct drive of headphones connecting to 3.5 on the board, CN24 for Audio-output1 and CN23 for Audio_output2.
The CN23 jack takes its signal from the output of the WM8994 codec device intended for driving an amplifier for loudspeakers. A hardware adaptation is incorporated on the board to make it compatible with a direct headphone drive. The adaptation consists of coupling capacitors blocking the DC component of the signal, attenuator and anti-pop resistors. The loudspeaker output of the WM8994 codec device must be configured by software in linear mode called “class AB” and not in switching mode called “class D”.
The I²C-bus address of WM8994 is 0b0011 010x.
mm stereo jack receptacles

9.9.3 Limitations in using audio features

Due to the share of some terminals of STM32L4R9AII6 by multiple peripherals, the following limitations apply in using the audio features:
If the SAI1_MCLKA and SAI1_FSA are used as part of SAI1 port, it cannot be used as
CAN peripheral.
If the SAI1_SDB is used as part of SAI1 port, it cannot be used as Comp2_OUT signal.
If the SAI1 port of STM32L4R9AII6 is used for streaming audio to the WM8994 codec
IC, STM32L4R9AII6 cannot control the motor.
If the digital microphones are attached to STM32L4R9AII6, control the motor cannot be
driven.

9.10 USB OTG FS port

The STM32L4R9I-EVAL board supports USB OTG full-speed (FS) communication. The USB OTG connector CN3 is Micro-AB type.

9.10.1 STM32L4R9I-EVAL used as USB device

When a “USB host” connection to the CN3 Micro-AB USB connector of STM32L4R9I-EVAL is detected, the board starts behaving as “USB device”. Depending on the powering capability of the USB host, the board potentially takes power from VBUS terminal of CN3. In the board schematic diagrams, the corresponding power voltage line is called U5V.
Section 9.5 provides information on how to set associated jumpers for this powering option.
The resistor R23 must be left open to prevent STM32L4R9I-EVAL from sourcing 5 V to VBUS terminal, which would cause conflict with the 5 if the MFX_GPIO6 is controlled by the software of the MFX MCU such that, it enables the output of U2 power switch.

9.10.2 STM32L4R9I-EVAL used as USB host

When a “USB device” connection to the CN3 Micro-AB USB connector is detected, the STM32L4R9I-EVAL board starts behaving as “USB host”. It sources 5
26/87 DocID030791 Rev 2
V sourced by the USB host. This may happen
V on the VBUS
Page 27
UM2248 Hardware layout and configuration
terminal of CN3 Micro-AB USB connector to power the USB device. For this to happen, the STM32L4R9AII6 sets the U2 power switch STMPS2151STR to ON state. The LD6 green LED marked OTG_FS indicates that the peripheral is supplied from the board. The LD5 red LED marked FS_OC lights up if over-current is detected. The resistor R23 must be closed to allow the MFX_GPIO6 from MFX MCU to control the U2 power switch.
In any other STM32L4R9I-EVALpowering option, the resistor R23 must be open, to avoid accidental damage caused to an external USB host.

9.10.3 Limitations in using USB OTG FS port

The USB OTG FS port operation is exclusive with motor control

9.10.4 Operating voltage

The USB-related operating supply voltage of STM32L4R9AII6 (VDD_USB line) must be within the range from 3.0
V to 3.6 V.

9.11 RS232 port

The STM32L4R9I-EVAL board offers one RS-232 communication port. The RS-232 communication port uses the DB9 male connector CN7. RX, TX, RTS and CTS signals of LPUSART1 port of STM32L4R9AII6 are routed to CN7.

9.11.1 Operating voltage

The RS-232 operating supply voltage of STM32L4R9AII6 (VDD line) must be within the range from 1.71
V to 3.6 V.

9.12 microSD card

The CN8 slot for microSD card is routed to STM32L4R9AII6 SDIO port, accepting SD (up to 2
Gbytes) and SDHC (up to 32 Gbytes) cards. One 8-Gbyte microSD card is delivered as part of STM32L4R9I-EVAL. The card insertion switch is routed to the MFX_GPIO5 of MFX MCU port.

9.12.1 Limitations

Due to the share of SDIO port, the following limitations apply:
The microSD card cannot be operated simultaneously with motor control.
The microSD card cannot be operated for 4 bits date when SDIO_D1 and SDIO_D2
used as Trace_D0 and Trace_D1 signals.

9.12.2 Operating voltage

The supply voltage for STM32L4R9I-EVAL microSD card operation must be within the range from 2.7
V to 3.6 V.
DocID030791 Rev 2 27/87
86
Page 28
Hardware layout and configuration UM2248

9.13 Motor control

The CN1 connector is designed to receive a motor-control (MC) module. Table 7 shows the assignment of CN1 and STM32L4R9AII6 terminals.
Table 7 also lists the modifications to be made on the board versus its by-default
configuration. See Section 9.13.1 for further details.

Table 7. Motor-control terminal and function assignment

Motor-control
connector CN1
Ter min al
1
2GND- GND --
3 PWM_1H PC6 TIM8_CH1 -
4GND- GND --
5 PWM_1L PH13 TIM8_CH1N -
6GND- GND --
7 PWM_2H PC7 TIM8_CH2 -
8GND- GND --
9 PWM_2L PH14 TIM8_CH2N -
10 GND - GND - -
Terminal
name
Emergency
Stop
Port
name
PI4 TIM8_BKIN -
STM32L4R9AII6 microcontroller
Function
Alternate
function
Close SB3. Remove R234.
Close SB21. Remove R44 or no
daughterboard.
Close SB46. Remove R186.
Close SB19. Open SB20. Remove R46 or no
daughterboard.
Close SB44. Remove R185.
Board modifications for
enabling motor control
11 PWM_3H PC8 TIM8_CH3 -
12 GND - GND - -
13 PWM_3L PH15 TIM8_CH3N -
14 Bus Voltage PC4 ADC1_IN13 -
15
16
28/87 DocID030791 Rev 2
PhaseA
current+
PhaseA current-
PC0 ADC1_IN1 -
-GND --
Close SB2. Remove R195.
Close SB45. Remove R184.
Close SB55. Remove R75.
Close SB36. Remove R242.
Page 29
UM2248 Hardware layout and configuration
Table 7. Motor-control terminal and function assignment (continued)
Motor-control
connector CN1
Ter min al
17
18
19
20
Terminal
name
PhaseB
current+
PhaseB current-
PhaseC
current+
PhaseC current-
Port
name
PC1 ADC1_IN2 -
-GND --
PC2 ADC1_IN3 -
-GND --
STM32L4R9AII6 microcontroller
Function
Alternate
function
21 ICL Shutout PG9 GPIO -
22 GND - GND - -
23
24
Dissipative
Brake
PFC ind.
curr.
PG13 GPIO -
PA0 ADC1_IN5 -
25 +5V - +5V - -
Board modifications for
enabling motor control
Close SB37. Remove R244.
Close SB43. Remove R217.
Close SB34. Remove R236.
Close SB47. Remove SB29 and no board
on PMOD connector.
Close SB38 Remove R214 and SB39
26
Heatsink
Te mp .
PA1 ADC1_IN6 -
27 PFC Sync PB14 TIM15_CH1 -
28 +3.3V - +3.3V - -
29 PFC PWM PB15 TIM15_CH2 -
30
PFC
Shutdown
PA9 TIM15_BKIN -
31 Encoder A PB6 TIM4_CH1 ADC12_IN
32 PFC Vac PC3 ADC1_IN4 -
Close SB40. Remove R216.
Close SB41. Remove R207 and no board
on PMOD connector.
Close SB51. Remove R187.
Close SB35. Remove R203.
Close SB14. Remove SB15 and SB16. Remove R26 or no
daughterboard.
Close SB54. Remove R67.
DocID030791 Rev 2 29/87
86
Page 30
Hardware layout and configuration UM2248
Table 7. Motor-control terminal and function assignment (continued)
Motor-control
connector CN1
Ter min al
33 Encoder B PB7 TIM4_CH2 ADC12_IN
34
Terminal
name
Encoder
Index
Port
name
PB8 TIM4_CH3 ADC12_IN
STM32L4R9AII6 microcontroller
Function
Alternate
function

9.13.1 Board modifications to enable motor control

Figure 9 (top side) and Figure 10 (bottom side) illustrate the board modifications listed in Table 7, required for the operation of motor control. Red color denotes a component to be
removed. Green color denotes a component to be fitted.

9.13.2 Limitations

Motor-control operation is exclusive with Octo-SPIP1 Flash memory device, audio codec, potentiometer, LDR, microSD card, LED1 to LED4 drive, MEMS, MFX, PMOD, USB OTG_FS, TFT LCD connector, DSI display connector and touch sensing.
Board modifications for
enabling motor control
Close SB17. Remove SB18. Remove R30 or no
daughterboard.
Close SB42. Remove R235 and open JP12.
30/87 DocID030791 Rev 2
Page 31
UM2248 Hardware layout and configuration
Figure 9. PCB top-side rework for motor control
DocID030791 Rev 2 31/87
86
Page 32
Hardware layout and configuration UM2248
Figure 10. PCB bottom-side rework for motor control
32/87 DocID030791 Rev 2
Page 33
UM2248 Hardware layout and configuration

9.14 CAN

The STM32L4R9I-EVAL board supports one CAN2.0A/B channel compliant with CAN specification. The CN22 DB9 male connector is available as CAN interface.
A 3.3 V CAN transceiver is fitted between the CN22 connector and the CAN controller port of STM32L4R9AII6.
The JP14 jumper selects one of high-speed, standby and slope control modes of the CAN transceiver. The JP13 jumper allows to integrate a CAN termination resistor. The JP12 is used to connected CAN transceiver avoiding unknown signals from CAN transceiver.
Jumper Setting Configuration
JP14

Table 8. CAN related jumpers

Default setting. CAN transceiver operates in high-speed mode.
CAN transceiver is in standby mode.
JP13
JP12

9.14.1 Limitations

CAN operation is exclusive with Audio codex and MC operation.

9.14.2 Operating voltage

The supply voltage for STM32L4R9I-EVAL CAN operation must be within the range from
3.0
V to 3.6 V.
Default setting. Termination resistor fitted on CAN physical link.
No termination resistor on CAN physical link.
Default setting. CAN_TX is not used for CAN transceiver.
CAN_TX is used from STM32L4R9AII6 termina.l
DocID030791 Rev 2 33/87
86
Page 34
Hardware layout and configuration UM2248

9.15 Extension connectors CN5, CN6, CN13 and CN14

The CN5, CN6, CN13 and CN14 headers complement to give access to all GPIOs of the STM32L4R9AII6 microcontroller. In addition to GPIOs, the following signals and power supply lines are also routed on CN5 or CN6 or CN13 or CN14:
GND
+5 V
+3.3 V
D5V
VDD
RESET#
Clock terminals PC14-OSC32_IN, PC15-OSC32_OUT, PH0-OSC_IN, PH1-OSC_OUT
Each header has two rows of 20 pins, with 1.27 mm pitch and 2.54 mm row spacing. For extension modules, SAMTEC RSM-120-02-L-D-xxx and SMS-120-x-x-D are recommendable as SMD and through-hole receptacles, respectively (x is a wild card).

9.16 User LEDs

Four general-purpose color LEDs (LD1, LD2, LD3, LD4) are available as light indicators. Each LED is in light-emitting state with low level of the corresponding ports of STM32L4R9AII6.
And the four LEDs are exclusive with MC operation.

9.17 Physical input devices

The STM32L4R9I-EVAL board provides a number of input devices for physical human control, listed below:
four-way joystick controller with select key (B1)
wake-up/ tamper button (B3)
reset button (B2)
10 k potentiometer (RV2)
light-dependent resistor, LDR (R121)
The potentiometer and the light-dependent resistor are mutually exclusively rout-able to either PB4 or to PA0 port of STM32L4R9AII6. jumpers.
As illustrated in the schematic diagram in Figure 30, the PB4 port is routed, in the STM32L4R9AII6, to the non-inverting input of comparator Comp2. The PA0 is routed to non­inverting input of operational amplifier OpAmp1.
Table 9 depicts the setting of associated configuration
34/87 DocID030791 Rev 2
Page 35
UM2248 Hardware layout and configuration

Table 9. Port assignment for control of physical input devices

Jumper Setting Routing
JP9
Potentiometer is routed to pin PB4 o fSTM32L4R9AII6.
JP5
JP9
Default setting. Potentiometer is routed to pin PA0 of STM32L4R9AII6.
JP5
JP9
LDR is routed to pin PB4 of STM32L4R9AII6.
JP5
JP9
LDR is routed to pin PA0 of STM32L4R9AII6.
JP5

9.17.1 Limitations

The potentiometer and the light-dependent resistor are exclusive with MFX, Audio codex, OctoSPIP1, Debugging connector and MC operation. They are mutually exclusive.

9.18 Operational amplifier and comparator

9.18.1 Operational amplifier

STM32L4R9AII6 provides two on-board operational amplifiers, one of which, OpAmp1, is made accessible on STM32L4R9I-EVAL. OpAmp1 has its inputs and its output routed to I/O ports PA0, PA1 and PA3, respectively. The non-inverting input PA0 is accessible on the terminal 1 of the JP5 jumper header. On top of the possibility of routing either of the potentiometer or LDR to PA0, an external source is also connectible to it, using the terminal 1 of JP5.
The PA3 output of the operational amplifier is accessible on test point TP9. Refer to the schematic diagram in
The gain of OpAmp1 is determined by the ratio of the variable resistor RV1 and the resistor R246, as shown in the following equation:
Gain = 1 + RV1 / R246
With the RV1 ranging from 0 to 10 k and R246 being 1 k, the gain varies from 1 to 11.
Figure 30.
DocID030791 Rev 2 35/87
86
Page 36
Hardware layout and configuration UM2248
The R108 resistor in series with PA0 is beneficial for reducing the output offset.
Table 10 shows the configuration elements and their settings allowing to access the OpAmp1
function.
Element Setting Configuration
SB39 SB38 R214
Table 10. Configuration elements related with OpAmp1
SB38 open
SB39 closed
R214 out
SB38 open
SB39 closed
R214 in
SB38 closed
SB39 open
R214 out
OpAmp1_INP is routed to pin PA0 of STM32L4R9AII6.
Default setting. PA0 port of STM32L4R9AII6 is routed to MFX_IRQ_OUT or
motor control signal.
PA0 port of STM32L4R9AII6 is routed to motor control signal.
R216 SB40
R215 R221

9.18.2 Comparator

STM32L4R9AII6 provides two on-board comparators, one of which, Comp2, is made accessible on STM32L4R9I-EVAL. Comp2 has its non-inverting input and its output routed to I/O ports PB4 and PB5, respectively. The input is accessible on the terminal 3 of the JP5 jumper header. On top of the possibility of routing either the potentiometer or LDR to PB4, an external source is connectible to it, using the terminal 3 of JP5.
The PB5 output of the comparator is accessible on test point TP6. Refer to the schematic diagram in
Table 11 shows the configuration elements and their settings allowing to access the Comp2
function.
Figure 30.
R216 in
SB40 open
R216 out
SB40 closed
R215 in
R221 out
R215 out
R221 in
Default setting. OpAmp1_INM is routed to pin PA1 of STM32L4R9AII6.
PA1 port of STM32L4R9AII6 is routed to motor control signal.
OpAmp1_VOUT is routed to pin PA3 of STM32L4R9AII6.
Default setting. OpAmp1_VOUT is not routed to pin PA3 of STM32L4R9AII6. PA3
port of STM32L4R9AII6 is routed to OctoSPI1_CLK.
Table 11. Configuration elements related with Comp2
Element Setting Configuration
R200 out
R200 SB22
36/87 DocID030791 Rev 2
SB22 closed
R200 in
SB22 open
Default setting. Comp2_INP is routed to pin PB4 of STM32L4R9AII6.
PB4 port of STM32L4R9AII6 is routed to TRST signal.
Page 37
UM2248 Hardware layout and configuration
Table 11. Configuration elements related with Comp2 (continued)
Element Setting Configuration
R204 SB48
R204 out
SB48 open
R204 in
SB48 closed
Comp2_OUT is routed to pin PB5 of STM32L4R9AII6.
Default setting. Comp2_OUT is not routed to pin PB4 of STM32L4R9AII6. PB4
port of STM32L4R9AII6 is routed to SAI1_SDB.

9.18.3 Limitations

The OpAmp1 is exclusive with MFX, OctoSPIP1, and MC operation.
The Comp2 is exclusive with Debugging connector and SAI1.

9.19 Analog input, output, VREF

STM32L4R9AII6 provides on-board analog-to-digital converter, ADC and digital-to-analog converter, DAC. The port PA4 is configurable to operate either as ADC input or as DAC output. PA4 is routed to the two-way header CN4 allowing to fetch signals to or from PA4 or to ground it by fitting a jumper into CN4.
Parameters of the ADC input low-pass filter formed with R31 and C21 are adjustable by replacing these components according to application requirements. Similarly, parameters of the DAC output low-pass filter formed with R32 and C21 are modifiable by replacing these components according to application requirements.
The VREF+ terminal of STM32L4R9AII6 is used as reference voltage for both ADC and DAC. By default, it is routed to VDDA through a jumper fitted into the two-way header CN10. The jumper is removable and an external voltage applied to the terminal 1 of CN10, for specific purposes.

9.20 SRAM device

IS61WV102416BLL, a 16-Mbit static RAM (SRAM), 1 M x 16 bit, is fitted on the STM32L4R9I-EVAL main board, in U17 position. The STM32L4R9I-EVAL main board, as well as the addressing capabilities of FMC, allow hosting SRAM devices up to 64 the reason why the schematic diagram in
The SRAM device is attached to the 16-bit data bus and accessed with FMC. The base address is 0x6000 selected with FMC_NE1 chip select. FMC_NBL0 and FMC_NBL1 signals allow selecting 8-bit and 16-bit data word operating modes.
By removal of R134, a zero-ohm resistor, the SRAM is deselected and the STM32L4R9AII6 ports PD7, PE0 and PE1 corresponding to FMC_NE1, FMC_NBL0 and FMC_NBL1 signals, respectively, are usable for other application purposes.
Mbytes. This is
Figure 26 mentions several SRAM devices.
0000, corresponding to NOR/SRAM1 bank1. The SRAM device is
DocID030791 Rev 2 37/87
86
Page 38
Hardware layout and configuration UM2248
.

Table 12. SRAM chip select configuration

Resistor Fitting Configuration
In
R134
Out
Default setting. SRAM chip select is controlled with FMC_NE1
SRAM is deselected. FMC_NE1 is freed for other application purposes.

9.20.1 Limitations

The SRAM addressable space is limited if some or all of A21 FMC address lines is shunted to the CN12 connector for debug trace purposes. In such a case, the disconnected addressing inputs of the SRAM device are pulled down by resistors. the associated configuration elements.

9.20.2 Operating voltage

The SRAM device operating voltage is in the range from 2.4 V to 3.6 V.

9.21 NOR Flash memory device

M29W128GL70ZA6E, a 128-Mbit NOR Flash memory, 8 M x16 bit, is fitted on the STM32L4R9I-EVAL main board, in U11 position. The STM32L4R9I-EVAL main board, as well as the addressing capabilities of FMC, allow hosting M29W256GL70ZA6E, a 256-Mbit NOR Flash memory device. This is the reason why the schematic diagram in both devices.
Section 9.4 provides information on
Figure 26 mentions
The NOR Flash memory device is attached to the 16-bit data bus and accessed with FMC. The base address is 0x6800 memory device is selected with FMC_NE3 chip select signal. 16-bit data word operation mode is selected by a pull-up resistor connected to BYTE terminal of NOR Flash memory. The jumper JP6 is dedicated for write protect configuration.
By default, the FMC_NWAIT signal is not routed to RB port of the NOR Flash memory device, and, to know its ready status, its status register is polled by the demo software fitted in STM32L4R9I-EVAL. This is modifiable with configuration elements, as shown in
Jumper Setting Configuration
JP6

9.21.1 Limitations

The NOR Flash memory device’s addressable space is limited if some or all of A21, A22 and A23 FMC address lines are shunted to the CN12 connector for debug trace purposes. In such
0000, corresponding to NOR/SRAM2 bank1. The NOR Flash

Table 13. NOR Flash memory related jumper

Default setting. NOR Flash memory write is enabled.
NOR Flash memory write is inhibited. Write protect is activated.
Ta bl e 13.
38/87 DocID030791 Rev 2
Page 39
UM2248 Hardware layout and configuration
a case, the disconnected addressing inputs of the NOR Flash memory device are pulled down by resistors.
Section 9.4 provides information on the associated configuration elements.

9.21.2 Operating voltage

NOR Flash memory operating voltage must be in the range from 1.65 V to 3.6 V.

9.22 EEPROM

M24128-DFDW6TP, a 128-Kbit I²C-bus EEPROM device, is fitted on the main board of STM32L4R9I-EVAL, in U3 position. It is accessed with I²C-bus lines I2C2_SCL and I2C2_SDA of STM32L4R9AII6. It supports all I²C-bus modes with speeds up to 1 base I²C-bus address is 0xA0. Write-protecting the EEPROM is possible through opening the SB13 solder bridge. By default, SB13 is closed and writing into the EEPROM enabled.

9.22.1 Operating voltage

The M24128-DFDW6TP EEPROM device’s operating voltage must be in the range from
1.7
V to 3.6 V
MHz. The

9.23 EXT_I2C connector

EXT_I2C CN2 connected to I²C bus daughterboard is possible. MFX_GPIO8 of MFX MCU provides EXT_RSET signal, and solder bridge SB12 is used to connector +5 supply for daughterboard.

9.24 Octo-SPI Flash memory device

MX25LM51245GXDI00, a 512-Mbit Octo-SPI Flash memory device, is fitted on the STM32L4R9I-EVAL main board, in U6 position. It allows evaluating STM32L4R9AII6 Octo-SPI interface.
MX25LM51245GXDI00 operates in single transfer rate (STR) or double transfer rate (DTR) mode.
Ta bl e 14 shows the configuration elements and their settings allowing to access the Octo-SPI
Flash memory device.
.

Table 14. Configuration elements related with Octo-SPI Flash device

Element Setting Configuration
R221 R215
R221 in
R215 out
R221 out
R215 in
Default setting. OctoSPI1_CLK is available at Octo-SPI Flash memory device.
OctoSPI1_CLK is not available at Octo-SPI Flash memory device. PA3 port of STM32L4R9AII6 is routed to OpAmp1_Vout signal.
V power
DocID030791 Rev 2 39/87
86
Page 40
Hardware layout and configuration UM2248
Table 14. Configuration elements related with Octo-SPI Flash device (continued)
Element Setting Configuration
Default setting. OctoSPI1_IO6 data line is available at Octo-SPI Flash memory
device.
OctoSPI1_IO6 is not available at Octo-SPI Flash memory device. PC3 port of SSTM32L4R9AII6 is routed to motor control signal.
Default setting. OctoSPI1_IO7 data line is available at Octo-SPI Flash memory
device.
OctoSPI1_IO7 is not available at Octo-SPI Flash memory device. PC4 port of STM32L4R9AII6 is routed to motor control signal.
R67
SB54
R75
SB55
R67 in
SB54 open
R67 out
SB54 closed
R75 in
SB55 open
R75 out
SB55 closed

9.24.1 Limitations

Octo-SPI Flash memory device operation is exclusive with OpAmp1 and with motor control.

9.24.2 Operating voltage

Voltage of Octo-SPI Flash memory device MX25LM51245GXDI00 is in the range of
2.7 V to 3.6 V.

9.25 Octo-SPI DRAM device

IS66WVH8M8BLL-100BLI, a 64-Mbit self-refresh dynamic RAM (DRAM) device with a HyperBus interface, is fitted on the STM32L4R9I-EVAL main board, in U5 position. It allows evaluating STM32L4R9AII6 Octo-SPI interface.

9.25.1 Operating voltage

Voltage of Octo-SPI DRAM device IS66WVH8M8BLL-100BLI is in the range of 2.7 V to
3.6
V.

9.26 Touch-sensing button

The STM32L4R9I-EVAL board supports a touch sensing button based on either RC charging or on charge-transfer technique. The latter is enabled, by default.
The touch sensing button is connected to PC6 port of STM32L4R9AII6 and the related charge capacitor is connected to PC7.
An active shield is designed in the layer 2 of the main PCB, under the button footprint. It allows reducing disturbances from other circuits to prevent from false touch detections.
The active shield is connected to PB6 port of STM32L4R9AII6 through the resistor R22. The related charge capacitor is connected to PB7.
Ta bl e 15 shows the configuration elements related with the touch sensing function. Some of
them serve to enable or disable its operation. However, most of them serve to optimize the
40/87 DocID030791 Rev 2
Page 41
UM2248 Hardware layout and configuration
touch sensing performance, by isolating copper tracks to avoid disturbances due to their antenna effect.
.
Element Setting Configuration

Table 15. Touch-sensing-related configuration elements

In
R44
Out
Open
SB21
Closed
In
R46
Out
Open
SB19
Closed
Open
SB20
Closed
In
R26
Out
Open
SB14
Closed
SB15 Open
Closed
PC6 port is routed to CN6 connector for daughterboard. This setting is not good for robustness of touch sensing.
Default setting. PC6 port is cut from CN6.
Default setting. PC6 is not routed to motor control.
PC6 is routed to motor control. This setting is not good for robustness of touch sensing.
PC7 port is routed to CN6 connector for daughterboard. This setting is not good for robustness of touch sensing.
Default setting. PC7 port is cut from CN6.
Default setting. PC7 is not routed to motor control.
PC7 is routed to motor control. This setting is not good for robustness of touch sensing.
PC7 is not routed to sampling capacitor. Touch sensing cannot operate.
Default setting. PC7 is routed to sampling capacitor. Touch sensing available.
PB6 port is routed to CN5 connector for daughterboard. This setting is not good for robustness of touch sensing.
Default setting. PB6 port is cut from CN5.
Default setting. PB6 is not routed to motor control.
PB6 is routed to motor control. This setting is not good for robustness of touch sensing.
PB6 is not routed to active shield under the touch sensing button. This setting is not good for robustness of touch sensing.
Default setting. PB6 is routed to active shield under the touch sensing button. This
setting is not good for robustness of touch sensing.
SB16
Open
Closed
Default setting. PB6 is not routed to CN16 DSI display connector.
PB6 is routed to CN16 DSI display connector. This setting is not good for robustness of touch sensing.
DocID030791 Rev 2 41/87
86
Page 42
Hardware layout and configuration UM2248
Table 15. Touch-sensing-related configuration elements (continued)
Element Setting Configuration
R30
SB17
SB18

9.26.1 Limitations

Touch sensing button is exclusive with DSI display connector, motor-control and daughterboard connector.
In
Out
Open
Closed
Open
Closed
PB7 port is routed to CN5 connector for daughterboard. This setting is not good for robustness of touch sensing.
Default setting. PB7 port is cut from CN5.
Default setting. PB7 is not routed to motor control.
PB7 is routed to motor control. This setting is not good for robustness of touch sensing.
PB7 is not routed to sampling capacitor of the active shield under the touch sensing button.
This setting is not good for robustness of touch sensing.
Default setting. PB6 is routed to sampling capacitor of the active shield under the
touch sensing button. This setting is not good for robustness of touch sensing.

9.27 MFX MCU

The MFX MCU is used as MFX (multi function expander) and IDD measurement.
The MFX circuit on STM32L4R9I-EVAL board acts as IO-expander. The communication interface between MFX and STM32L4R9AII6 is I2C2 bus. The signals connected to MFX are listed in
Pin number
Ta bl e 16.
of MFX
15 PA5 MFX_GPIO5 uS_Detect Input microSD
16 PA6 MFX_GPIO6 USB _PSON Output USB_FS
17 PA7 MFX_GPIO7 USB_OVRCR Input USB_FS
18 PB0 MFX_GPIO0 JOY_SEL Input Joystick
19 PB1 MFX_GPIO1 JOY_DOWN Input Joystick
20 PB2 MFX_GPIO2 JOY_LEFT Input Joystick
26 PB13 MFX_GPIO13 - - -
27 PB14 MFX_GPIO14 - - -
28 PB15 MFX_GPIO15 - - -
Pin name
of MFX

Table 16. MFX signals

MFX functions
Function of
STM32L4R9AII6
Direction
(for MFX)
Termi nal
device
42/87 DocID030791 Rev 2
Page 43
UM2248 Hardware layout and configuration
Table 16. MFX signals (continued)
Pin number
of MFX
Pin name
of MFX
MFX functions
29 PA8 MFX_GPIO8 EXT_RESET Output EXT_I2C
30 PA9 MFX_GPIO9 DSI_RST Output DSI LCD
31 PA10 MFX_GPIO10 - - -
32 PA11 MFX_GPIO11 LCD_DISP Output TFT LCD
33 PA12 MFX_GPIO12 LCD_RST Output TFT LCD
39 PB3 MFX_GPIO3 JOY_RIGHT Input Joystick
40 PB4 MFX_GPIO4 JOY_UP Input Joystick

9.28 IDD measurement

STM32L4R9AII6 has a built-in circuit allowing to measure its own current consumption (IDD) in Run and Low-power modes, except for Shutdown mode. It is strongly recommended that the MCU supply voltage (VDD_MCU line) does not exceed 3.3 because there are components on STM32L4R9I-EVAL supplied from 3.3 communicate with the MCU through I/O ports. Voltage exceeding 3.3 port may inject current into 3.3 consumption measurement.
Ta bl e 17 shows settings of jumper associated with the IDD measurement on the board.
s

Table 17. IDD measurement related jumper setting

V-supplied peripheral I/Os and false the MCU current
Function of
STM32L4R9AII6
Direction
(for MFX)
Termi nal
device
V that
V on the MCU output
V. This is
Jumper Setting Configuration
Default setting. STM32L4R9AII6 has a built-in circuit allowing to measure its
JP4
own current consumption.
IDD measurement is not available, bypass mode only for STM32L4R9AII6 VDD_MCU power supply.

9.29 DSI display (MIPI) connector

The CN16 connector is designed to connect DSI display daughterboard. MB1314 daughterboard is available to mount on STM32L4R9I-EVAL board. assignment of CN16 and STM32L4R9AII6 terminals.
Pin No. Description Pin connection Pin No. Description Pin connection
1GND - 2 - -
3 DSI_CK_P - 4 DSI_INT PC2
5 DSI_CK_N - 6 GND -

Table 18. DSI display module connector CN16

Ta bl e 18 shows the
DocID030791 Rev 2 43/87
86
Page 44
Hardware layout and configuration UM2248
Table 18. DSI display module connector CN16 (continued)
Pin No. Description Pin connection Pin No. Description Pin connection
7 GND - 8 RFU GND
9 DSI_D0_P - 10 RFU GND
11 DSI_D0_N - 12 GND -
13 GND - 14 RFU GND
15 DSI_D1_P - 16 RFU GND
17 DSI_D1_N - 18 GND -
19 GND - 20 - -
21 BLVDD (5 V) - 22 SPI_CS PG12
23 BLVDD (5 V) - 24 SPI_CLK/UART_CK PI1/PG13
25 - - 26 SPI_SDI/UART_TX PI3/PB6
27 BLGND - 28 SPI_DCX PI2
29 BLGND - 30 - -
31 - - 32 - -
33 - - 34 - -
35 SCLK/MCLK PA8 36 3.3 V -
37 LRCLK PB9 38 VDD -
39 I2S_DATA PC1 40 I2C_SDA PH5
41 - - 42 - -
43 SWIRE PG6 44 I2C_SCL PH4
45 CEC_CLK NA 46 - -
47 CEC NA 48 - -
49 DSI_TE PF11 50 - -
51 - - 52 - -
53 DSI_BL_CTRL PB14 54 - -
55 - - 56 - -
57 DSI_RST MFX_GPIO9 58 - -
59 - - 60 1.8 V -

9.29.1 Limitations

The DSI display module connector signal INT is used both for TFT LCD and DSI display connector.

9.30 TFT LCD (RGB and FMC mode) connector

The 50-pin 1.27 mm-pitch female connector CN20 is designed to connect TFT LCD daughterboard, supporting RGB and FMC modes. MB1315 daughterboard is available to
44/87 DocID030791 Rev 2
Page 45
UM2248 Hardware layout and configuration
mount on STM32L4R9I-EVAL board with RGB mode. Ta bl e 19 shows the assignment of CN20 and STM32L4R9AII6 terminals.
.

Table 19. TFT LCD module connector CN20

Pin No.
RGB mode
description
1 GND GND - 2 GND GND -
3 R0 - PE2 4 G0 - PF14
5 R1 RS(A19) PE3 6 G1 - PF15
7 R2 D12 PE15 8 G2 D6 PE9
9 R3 D13 PD8 10 G3 D7 PE10
11 R4 D14 PD9 12 G4 D8 PE11
13 R5 D15 PD10 14 G5 D9 PE12
15 R6 - PD11 16 G6 D10 PE13
17 R7 - PD12 18 G7 D11 PE14
19 GND GND - 20 GND GND -
21 B0 - PE4 22 DE TE PF11
23 B1 - PF13 24 LCD_DSIP -
25 B2 D0 PD14 26 HSYNC - PE0
27 B3 D1 PD15 28 VSYNC - PE1
29 B4 D2 PD0 30 GND GND -
31 B5 D3 PD1 32 PCLK - PD3
FMC mode
description
Pin
connection
Pin No.
RGB mode
description
FMC mode
description
Pin
connection
MFX_
GPIO11
33 B6 D4 PE7 34 GND GND -
35 B7 D5 PE8 36 RST# RST#
37 GND GND - 38 SDA SDA PH5
39 INT INT PC2 40 SCL SCL PH4
41 - RS PE2 42 - NOE PD4
43 BL_CTRL BL_CTRL PA5 44 - NWE PD5
45 BL+5 V BL+5 V - 46 - CS PG12
47 BLGND BLGND - 48 VDD VDD -
49 BLGND BLGND - 50 +3.3 V +3.3 V -

9.30.1 Limitations

The TFT LCD module connector supports RGB mode or FMC mode only on the same time. The signal INT is used both for TFT LCD and DSI display connector. When RGB mode TFT LCD used, STM32L4R9AII6 cannot access SRAM and NOR Flash memory on board.
MFX_
GPIO12
DocID030791 Rev 2 45/87
86
Page 46
Hardware layout and configuration UM2248

9.31 PMOD connector

The standard PMOD connector P1 is available on STM32L4R9I-EVAL board to support flexibility in small form factor application. The PMOD connector is implemented the PMOD type 2A and 4A on STM32L4R9I-EVAL board.
Pin number Description Pin number Description
1 SS/CTS (PI0/PB13) 7 INT (PG13)
2 MOSI/TXD (PI3/PG7) 8 RESET (PB14)
3 MISO/RXD (PI2/PG8) 9 -
4 SCK/RTS (PI1/PB12) 10 -
5GND11GND
6 3.3 V 12 3.3 V

Table 20. PMOD connector P1

9.32 MB1314 DSI display board

MB1314 is DSI display daughterboard which are available to mount on STM32L4R9I-EVAL board via connector CN1. GVO IEG1120TB103GF-001 is selected for round LCD with one data lane, 390x390 resolution, 24 bpp with capacitive touch panel (FocalTech FT3x67 driver).
Ta bl e 21 shows MB1314 board connector CN1 pin function description.

Table 21. MB1314 board connector CN1 pin function description

Pin number Description Pin number Description
1GND2 -
3 DSI_CK_P 4 DSI_INT
5 DSI_CK_N 6 GND
7GND8RFU
9 DSI_D0_P 10 RFU
11 DSI_D0_N 12 GND
13 GND 14 RFU
15 RFU 16 RFU
17 RFU 18 GND
19 GND 20 -
21 BLVDD (5 V) 22 RFU
23 BLVDD (5 V) 24 RFU
25 - 26 RFU
27 BLGND 28 RFU
29 BLGND 30 -
31 - 32 -
46/87 DocID030791 Rev 2
Page 47
UM2248 Hardware layout and configuration
Table 21. MB1314 board connector CN1 pin function description (continued)
Pin number Description Pin number Description
33 - 34 -
35 RFU 36 3.3 V
37 RFU 38 VDD
39 RFU 40 I2C_SDA
41 - 42 -
43 SWIRE 44 I2C_SCL
45 RFU 46 -
47 RFU 48 -
49 DSI_TE 50 -
51 - 52 -
53 DSI_BL_CTRL 54 -
55 - 56 -
57 DSI_RST 58 -
59 - 60 RFU
Warning: Permanent Image sticking may occur if AMOLED displays
same image for an extended period of time.

9.33 MB1315 TFT LCD board

MB1315 is TFT LCD daughterboard supporting RGB mode, available to mount on STM32L4R9I-EVAL board via connector CN1.
The 4.3” TFT LCD is used LCD RK043FN48H-CT672B with capacitive touch panel which only supports 3.3 TFT RGB LCD daughterboard to support wide power supply range. board connector CN1 pin function description.
Pin number Description Pin number Description
V power and interface. So a level shifter SN74LVC16T245DGGR is requested on

Table 22. MB1315 board connector CN1 pin function description

1 GND 2 GND
3R04G0
5R16G1
7R28G2
9R310G3
Ta bl e 22 shows MB1315
11 R4 12 G4
DocID030791 Rev 2 47/87
86
Page 48
Hardware layout and configuration UM2248
Table 22. MB1315 board connector CN1 pin function description (continued)
Pin number Description Pin number Description
13 R5 14 G5
15 R6 16 G6
17 R7 18 G7
19 GND 20 GND
21 B0 22 DE
23 B1 24 LCD_DSIP
25 B2 26 HSYNC
27 B3 28 VSYNC
29 B4 30 GND
31 B5 32 PCLK
33 B6 34 GND
35 B7 36 RST#
37 GND 38 SDA
39 INT 40 SCL
41 - 42 -
43 BL_CTRL 44 -
45 BL+5 V 46 -
47 BLGND 48 VDD
49 BLGND 50 +3.3 V
48/87 DocID030791 Rev 2
Page 49
UM2248 Connectors
06Y9
           
            

10 Connectors

10.1 Motor-control connector CN1

Figure 11. Motor-control connector CN1 (top view)

Description
Emergency STOP PI4 1 2 - GND
PWM_1H PC6 3 4 - GND
PWM_1L PH13 5 6 - GND
PWM_2H PC7 7 8 - GND
PWM_2L PH14 9 10 - GND
PWM_3H PC8 11 12 - GND
PWM_3L PH15 13 14 PC4 BUS VOLTAGE
CURRENT A PC0 15 16 - GND
CURRENT B PC1 17 18 - GND
CURRENT C PC2 19 20 - GND
ICL Shutout PG9 21 22 - GND
DISSIPATIVE
BRAKE
+5 V power - 25 26 PA1
PFC SYNC PB14 27 28 - 3.3 V power

Table 23. Motor-control connector CN1

Pin of
STM32L4R9AII6
PG13 23 24 PA0 PCD Ind. Current
Pin
number
of CN1
Pin
number
of CN1
Pin of
STM32L4R9AII6
Description
Heatsink
temperature
PFC PWM PB15 29 30 PA9 PFC Shut Down
Encoder A PB6 31 32 PC3 PFC Vac
Encoder B PB7 33 34 PB8 Encoder Index
DocID030791 Rev 2 49/87
86
Page 50
Connectors UM2248
069



10.2 External I2C connector CN2

Figure 12. EXT_I2C connector CN2 (front view)

Pin number Description Pin number Description
1 I2C1_SDA (PH5) 5 VDD
2NC6NC
3 I2C_SCL (PH4) 7 GND
4 EXT_RESET (MFX_GPIO8) 8 NC

Table 24. EXT_I2C connector CN2

10.3 USB OTG FS Micro-AB connector CN3

Figure 13. USB OTG FS Micro-AB connector CN3 (Front view)

Pin number Description Pin number Description
1 VBUS (PA9) 4 ID (PA10)
2 DM (PA11) 5 GND
3 DP (PA12) - -

Table 25. USB OTG FS Micro-AB connector CN3

50/87 DocID030791 Rev 2
Page 51
UM2248 Connectors
06Y9

10.4 Analog input-output connector CN4

Figure 14. Analog input-output connector CN4 (top view)

Table 26. Analog input-output connector CN4

Pin number Description Pin number Description
1 GND 2 Analog input-output PA4

10.5 Extension connectors CN5, CN6, CN13 and CN14

All GPIO signals from STM32L4R9AII6 are connected to extension connectors CN5, CN6, CN13 and CN14. Extension connectors CN13 and CN14 is also used for FMC device.
Pin
number
Description Alternative functions
1 PH9 OCTO-SPI2_IO4 Remove the U5.
3 PH14 LED3, MC Remove R185, open SB44.
5 PH15 LED4, MC Remove R184, open SB45.
7 PI3 SPI2_MOSI No connection for CN16 and P1.
9GND - -
11 PH13 LED2, MC Remove R186, open SB46.
13 PG13
15 PB5
17 PI9 OCTO-SPI2_IO2 Remove the U5.
19 PI11 OCTO-SPI2_IO0 Remove the U5.

Table 27. Daughter board extension connector CN5

How to disconnect alternative functions to
use on the extension connector
PMOD_INT, USART1_CK, MC
SAI1_SDB, Comp2_OUT
Open SB29, SB47. No connection for P1.
Remove R204, open SB48.
21 NC - -
23 PC14 OSC32_IN Remove R50, close SB50.
25 PC13 Wakeup Remove R188.
27 PH1 OSC_OUT Remove R65, close SB53.
29 GND - -
31 PA5 TFT LCD_BL_CTRL No connection for CN20.
33 PC2
DSI LCD_INT, TFT LCD_INT, MC
Remove R217, open SB43.
35 PH8 OCTO-SPI2_IO3 Remove the U5.
DocID030791 Rev 2 51/87
86
Page 52
Connectors UM2248
Table 27. Daughter board extension connector CN5 (continued)
Pin
number
Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
37 PH10 OCTO-SPI2_IO5 Remove the U5.
39 D5V - -
2 PI5 OCTO-SPI2_NCS Remove the U5.
4 PH12 OCTO-SPI2_IO7 Remove the U5.
6 PI6 OCTO-SPI2_CLK Remove the U5.
8 PG15 OCTO-SPI2_DQS Remove the U5.
10 GND - -
12 PB4 Comp2_INP, TRST Remove R200, open SB22.
14 PB6
TS_SHIELD, USART1_TX, MC
Closed R26, open SB14, SB16 and SB15.
16 PB7 TS_SHIELD_CS, MC Closed R30, open SB17 and SB18.
18 PI10 OCTO-SPI2_IO1 Remove the U5.
20 PI7 - -
22 PH3 BOOT0 Remove R1.
24 PC15 OSC32_OUT Remove R49, close SB49.
26 PH0 OSC_IN Remove R61, close SB52.
28 PA0
MFX_IRQ_OUT, OpAmp1_INP, MC
Remove R214, open SB38 and SB39.
30 GND - -
32 PA1 OpAmp1_INM, MC Remove R216, open SB40.
34 PA4 ADC_DAC Remove R32.
36 PH11 OCTO-SPI2_IO6 Remove the U5.
38 VDD - -
40 +3V3 - -
Pin
number
Description Alternative functions

Table 28. Daughter board extension connector CN6

1 PH2 OCTO-SPI1_IO4 Remove the U6.
3 PI0 SPI2_NSS No connection for P1.
5 PD2 SDIO1_CMD Remove R55, no SD card insert.
7 PI1 SPI2_SCK No connection for CN16 and P1.
9GND - -
11 PA12 USB OTG_DP No connection for the CN3.
13 PA11 USB OTG_DM No connection for the CN3.
52/87 DocID030791 Rev 2
How to disconnect alternative functions to
use on the extension connector
Page 53
UM2248 Connectors
Table 28. Daughter board extension connector CN6 (continued)
Pin
number
Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
15 PG8 LPUART1_RX Remove the U9.
17 PA9 VBUS_FS, MC Remove R203, open SB35.
19 PC9 SDIO1_D1, Trace_D0 Remove R205, open SB57.
21 PC7 TS_KEY_CS, MC Closed R46, open SB19 and SB20.
23 PB15 LED1, MC Remove R187, open SB51.
25 PB13 LPUART1_CTS Remove the U9.
27 RESET# - -
29 GND - -
31 PA3
OpAmp1_VOUT, OCTO-SPI1_CLK
Remove R221, R215.
33 PA7 OCTO-SPI1_IO2 Remove the U6.
35 PC4 OCTO-SPI1_IO7, MC Remove R75, open SB55.
37 PC3 OCTO-SPI1_IO6, MC Remove R67, open SB54.
39 D5V - -
2 PG11 OCTO-SPI1_IO5 Remove the U6.
4 PI2 SPI2_MISO No connection for CN16 and P1.
6 PC8 SDIO1_D0, MC Remove R195, open SB2.
8 PC10 SDIO1_D2, Trace_D1 Remove R197, open SB58.
10 GND - -
12 PC11 SDIO1_D3 Remove R60, no SD card insert.
14 PC12 SDIO1_CLK no SD card insert.
16 PA10 USB OTG_ID No connection for the CN3.
18 PC6 TS_KEY, MC Closed R44, open SB21.
20 PG7 LPUART1_TX Remove R19 and U1.
22 PB14
DSI LCD_BL_CTRL, PMOD_RST, MC
Remove R207, open SB41. No connection for P1.
24 PB12 LPUART1_RTS Remove R5 and U1.
26 PF11
DSI LCD_TE, TFT LCD_DE
No connection for CN16 and CN20.
28 PB0 OCTO-SPI1_IO1 Remove the U6.
30 GND - -
32 PB1 OCTO-SPI1_IO0 Remove the U6.
34 PB2 OCTO-SPI1_DQS Remove the U6.
36 PA6 OCTO-SPI1_IO3 Remove the U6.
DocID030791 Rev 2 53/87
86
Page 54
Connectors UM2248
Table 28. Daughter board extension connector CN6 (continued)
Pin
number
Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
38 PA2 OCTO-SPI1_NCS Remove the U6.
40 +5V - -
Pin
number
Description Alternative functions

Table 29. Daughter board extension connector CN13

How to disconnect alternative functions to
use on the extension connector
1 PD1 FMC_D3 -
3 PD0 FMC_D2 -
5 PB8
SAI1_MCLKA, CAN_RX, MC
Remove R235, open SB42 and JP12.
7PG10 FMC_NE3 -
9GND - -
11 PE0 FMC_NBL0 -
13 PG12 FMC_NE4, SPI Remove R238, open SB26.
15 PE4 FMC_A20 -
17 PE5 FMC_A21 Keep the CN12 open.
19 PF1 FMC_A1 -
21 PF2 FMC_A2 -
23 PB9 SAI1_FSA, CAN_TX Remove R243, R247.
25 PF10 DFSDM_CLK Open JP16.
27 PF5 FMC_A5 -
29 GND - -
31 PF4 FMC_A4 -
33 PF15 FMC_A9 -
35 PG0 FMC_A10 -
37 PE10 FMC_D7 -
39 VDD - -
2NC - -
4 PD6 FMC_NWAIT -
6 PD4 FMC_NOE -
8 PE1 FMC_NBL1 -
10 GND - -
12 PD5 FMC_NWE -
14 PE2 FMC_A23 Keep the CN12 open.
16 PE3 FMC_A19 -
54/87 DocID030791 Rev 2
Page 55
UM2248 Connectors
Table 29. Daughter board extension connector CN13 (continued)
Pin
number
Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
18 PE6 FMC_A22 Keep the CN12 open.
20 PF0 FMC_A0 -
22 PC0 DFSDM, MC Remove R242, open SB36.
24 PC1 SAI1, MC Remove R244, open SB37.
26 PF3 FMC_A3 -
28 PG4 FMC_A14 -
30 GND - -
32 PG1 FMC_A11 -
34 PF12 FMC_A6 -
36 PF13 FMC_A7 -
38 PF14 FMC_A8 -
40 +3V3 - -
Pin
number

Table 30. Daughter board extension connector CN14

Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
1 PA14 JTAG_TCK/SWCLK
Do not use the CN11, CN12, CN15, CN17 for debug connecto.r
3 PD7 FMC_NE1 -
5 PD3 TFT LCD_CLK No connection for CN20.
7 PB3 JTAG_TDO/SWO
Do not use the CN11, CN12, CN15, CN17 for debug connector.
9GND - -
11 PG5 FMC_A15 -
13 PD15 FMC_D1 -
15 PD14 FMC_D0 -
17 PD10 FMC_D15 -
19 PH5 I2C2_SDA Remove R2.
21 PB10 UART3_TX Remove R173, no connection for the CN11.
23 PD8 FMC_D13 -
25 PD13 FMC_A18 -
27 PE12 FMC_D9 -
29 GND - -
31 NC - -
33 PE7 FMC_D4 -
DocID030791 Rev 2 55/87
86
Page 56
Connectors UM2248
Table 30. Daughter board extension connector CN14 (continued)
Pin
number
35 PE14 FMC_D11 -
37 PE15 FMC_D12 -
39 VDD - -
2 PA13 JTAG_TMS/SWDIO
4PA15 JTAG_TDI
6 PI4 Audio_INT, MC Remove R234, open SB3.
8 PG9 MFX_WAKUP, MC Remove R236, open SB34.
10 GND - -
12 PA8 SAI1_SCKA Remove the U26.
14 PG3 FMC_A13 -
16 PG6 DSI LCD_SWIRE No connection for the CN16.
18 PG2 FMC_A12 -
20 PD11 FMC_A16 -
22 PH4 I2C2_SCL Remove R3.
24 PB11 UART3_RX Remove R171, no connection for the CN11.
Description Alternative functions
How to disconnect alternative functions to
use on the extension connector
Do not use the CN11, CN12, CN15, CN17 for debug connector.
Do not use the CN11, CN12, CN15, CN17 for debug connector.
26 PD9 FMC_D14 -
28 PD12 FMC_A17 -
30 GND - -
32 PE13 FMC_D10 -
34 PE8 FMC_D5 -
36 PE11 FMC_D8 -
38 PE9 FMC_D6 -
40 +3V3 - -
56/87 DocID030791 Rev 2
Page 57
UM2248 Connectors
-36

10.6 RS232 connector CN7

Figure 15. RS232 D-sub male connector (front view)

Pin number Description
1NC6 NC
2 RS232_RX (PG8) 7 RS232_RTS (PB12)
3 RS232_TX (PG7) 8 RS232_CTS (PB13)
4NC9 NC
5GND- -

Table 31. RS232 D-sub male connector

10.7 microSD connector CN8

Figure 16. microSD connector CN8 (top view)

Pin
number
Description
DocID030791 Rev 2 57/87
86
Page 58
Connectors UM2248
Pin
number

Table 32. microSD connector CN8

Description
number
1 SDIO_D2 (PC10) 6 Vss/GND
2 SDIO_D3 (PC11) 7 SDIO_D0 (PC8)
3 SDIO_CMD (PD2) 8 SDIO_D1 (PC9)
4 VDD 9 GND
5 SDIO_CLK (PC12) 10 MicroSDcard_detect (MFX GPIO15)

10.8 MFX programming connector CN9

The connector CN9 is used only for embedded MFX (multi function expander) programming during board manufacture. It is not populated by default and not for end user.

10.9 STDC14 connector CN11

Figure 17. STDC14 debugging connector CN11 (top view)

Pin
Description

Table 33. STDC14 debugging connector CN11

Terminal Function / MCU port Terminal Function / MCU port
1-2-
3 VDD 4 SWDIO/TMS (PA13)
5 GND 6 SWDCLK/TCK (PA14)
7 GND 8 SWO/TDO (PB3)
9 KEY 10 TDI (PA15)
11 GND 12 RESET#
13 VCP_RX (PB11)
1. Due to discrepancies between port terminal and sheet symbol, VCP_RX and VCP_TX are not connected
to MCU
(1)
58/87 DocID030791 Rev 2
14 VCP_TX (PB10)
(1)
Page 59
UM2248 Connectors
D^ϯϬϳϮϮsϮ
  
 

  
 

10.10 Trace debugging connector CN12

Figure 18. ETM trace debugging connector CN12 (Top view)

Pin
number

Table 34. Trace debugging connector CN12

Description
1 +3.3 V 2 TMS/PA13
3 GND 4 TCK/PA14
5 GND 6 TDO/PB3
7 KEY 8 TDI/PA15
9 GND 10 RESET#
11 GND 12 Trace_CLK/PE2
13 GND 14 Trace_D0/PE3 or SWO/PB3
15 GND 16 Trace_D1/PE4 or nTRST/PB4
17 GND 18 Trace_D2/PE5
19 GND 20 Trace_D3/PE6

10.11 TAG connector CN15

.

Table 35. TAG debugging connector CN15

Pin
number
Description
Terminal Function / MCU port Terminal Function / MCU port
1 VDD 2 SWDIO/TMS (PA13)
3 GND 4 SWDCLK/TCK (PA14)
5 GND 6 SWO/TDO (PB3)
7 NC 8 TDI (PA15)
9 TRST (PB4) 10 RESET#
DocID030791 Rev 2 59/87
86
Page 60
Connectors UM2248
D^ǀϯϬϳϮϮsϮ
  
 

  
 

10.12 DSI display connector CN16 (MIPI)

A TFT color LCD with MIPI DSI interface board is mounted on CN16. Refer to Section 9.29 for detail.

10.13 JTAG connector CN17

Figure 19. JTAG/SWD debugging connector CN17 (Top view)

Pin
number

Table 36. JTAG/SWD debugging connector CN17

Description
Pin
number
Description
1 VDD power 2 VDD power
3 PB4 4 GND
5PA156GND
7PA138GND
9PA1410GND
11 N C 1 2 GND
13 PB3 14 GND
15 RESET# 16 GND
17 - 18 GND
19 - 20 GND
60/87 DocID030791 Rev 2
Page 61
UM2248 Connectors
-36
'&9
*1'

10.14 Power connector CN18

The STM32L4R9I-EVAL board is power-able with a DC 5 V power supply via the external power supply jack (CN18) shown in
Figure 20. The central pin of CN18 must be positive.

Figure 20. Power-supply connector CN18 (front view)

10.15 ST-LINK/V2-1 programming connector CN19

The connector CN19 is used only for embedded ST-LINK/V2-1 programming during board manufacturing. It is not populated by default and not for end users.

10.16 TFT LCD connector CN20 (RGB)

A TFT-color LCD board is mounted on CN20. Refer to Section 9.30 for details.

10.17 ST-LINK/V2-1 USB Micro-B connector CN21

The USB connector CN21 is used to connect on board ST-LINK/V2-1 facility to a PC for programming and debugging purposes.

Figure 21. USB Micro-B connector CN21 (front view)

Pin number Description Pin number Description

Table 37. USB Micro-B connector CN21 (front view)

1 VBUS (power) 4 GND
DocID030791 Rev 2 61/87
86
Page 62
Connectors UM2248
-36
Table 37. USB Micro-B connector CN21 (front view) (continued)
Pin number Description Pin number Description
2DM 5 Shield
3DP - -

10.18 CAN D-type male connector CN22

Figure 22. CAN D-type 9-pin male connector CN22 (front view)

Table 38. CAN D-type 9-pin male connector CN22

Pin number Description Pin number Description
1,4,8,9 NC 7 CANH
2 CANL 3,5,6 GND
62/87 DocID030791 Rev 2
Page 63
UM2248 Electrical schematics

11 Electrical schematics

This section provides design schematics for the STM32L4R9I-EVAL key features to help users to implement these features in application designs.
This section includes:
Overall schematics for the STM32L4R9I-EVAL, see Figure 23
STM32L4R9I-EVAL MCU, see Figure 24
Power supply, see Figure 25
SRAM and NOR Flash memory devices and TFT LCD, see Figure 26
Audio codec device, see Figure 27
DSI display connector, see Figure 28
Physical control peripherals, microSD card and EEPROM, see Figure 29
Analog input and output, Touch-sensing device, see Figure 30
ST-LINK/V2-1, see Figure 31
IDD measurement, see Figure 32
JTAG and trace debug connectors, see Figure 33
Motor control connector, see Figure 34
USB_OTG_FS port, see Figure 35
USART and CAN transceiver, PMOD connector, see Figure 36
Octo-SPI Flash memory device, see Figure 37
Extension connector, see Figure 38
DocID030791 Rev 2 63/87
86
Page 64
116
MB1313
MB1313 B.1
10/18/2017
Title:
Size: R eference:
Date: Sheet: of
A3
Revision:
STM32L4R x-EVALProject:
RevB.1:1.openU4pin5andaddD15
2. update X2 part number
3. C30 and C31 changed to 3. 3pF
4. change H1 and H4 size of footprint to C9D4.5
5. Update U 10, U19 and U 20 ESDA LC6V1W5 with new footprint
6. add D11, D12, D 13 for key and joysti ck button ESD protection
7. update Z1 to D14 E SDA7P60-1U 1M
8. LED remap: LD1 ----> L D5 LD2 ----> L D6 LD3 ----> L D7 LD4 ----> L D8 LD5 ----> L D4 LD6 ----> L D3 LD7 ----> L D2 LD8 ----> L D1
VDD
R2 1K5 R3 1K5
133MHz clock
Same length
500MHz clock
TMS/SWDIO
TCK/SWCLK
TDI
SDIO1_D0
SDIO1_CLK
WAKEUP
SDIO1_CMD
FMC_NBL0 FMC_NBL1
SAI1_SDA SAI1_SDB
SAI1_SCKA SAI1_FSA
SAI1_MCLKA
D[0..15] A[0..23]
DSI_CK_P DSI_CK_N DSI_D0_P DSI_D0_N DSI_D1_P DSI_D1_N
LED1 LED2 LED3 LED4
TDO/SWO
TRST
DFSDM_CLK DFSDM_DATA4
SDIO1_D1 SDIO1_D2 SDIO1_D3
Audio_INT
OCTOSPI2_IO0
FMC_NOE FMC_NWE FMC_NWAIT
FMC_NE1 FMC_NE3
OCTOSPI2_CLK
OCTOSPI2_NCS
OCTOSPI2_IO1 OCTOSPI2_IO2 OCTOSPI2_IO3 OCTOSPI2_IO4 OCTOSPI2_IO5 OCTOSPI2_IO6 OCTOSPI2_IO7
OCTOSPI1_IO5
OCTOSPI1_IO4
OCTOSPI1_IO6
OCTOSPI1_IO3
OCTOSPI1_IO2
OCTOSPI1_IO7
OCTOSPI1_IO1
OCTOSPI1_IO0
OCTOSPI1_DQS
OCTOSPI1_NCS
OCTOSPI1_CLK
OCTOSPI2_DQS
TRACE_CK
TRACE_D0
TRACE_D2
TRACE_D1
TRACE_D3
MC_BusVoltage
MC_EnA
MC_EnB
MC_EnIndex
MC_EmergencySTOP
OpAmp1_INP
OpAmp1_INM
OpAmp1_VOUT
LCD_INT
UART3_TX
UART3_RX
I2C2_SCL I2C2_SDA
LPUART1_RTS
LPUART1_CTS
LPUART1_TX
LPUART1_RX
SHIELD
SHIELD_CS
TKEY
TKEY_CS
USBOTG_DM
USBOTG_DP
USBOTG_ID
SPI2_NSS
SPI2_SCK
LCD_CLK
FMC_NE4
MFX_IRQ_OUT
Comp2_INP
Comp2_OUT
MC_PWM_1H MC_PWM_2H MC_PWM_3H
MC_PWM_1L MC_PWM_2L MC_PWM_3L
MC_DissipativeBrake
MC_ICL_S hutout
MC_PFC_sync
MC_PFC _PWM
MC_Temperature
MC_PFC_IndCurr
RESET#
MC_CurrentA MC_CurrentB MC_CurrentC
CAN_RX
CAN_TX
ADC_DAC
SPI2_MISO
SPI2_MOSI
PMOD_RST
PMOD_INT
MFX_WAKEUP
PC[0..15]
PH[0..15]
PB[0..15]
PA[0..15]
MC_PFC_Vac
MC_PFC _Shutdown
USART1_TX
DSI_BL_CTRL
LCD_BL_CTRL
USART1_CK
SPI_CS
SWIRE
DSI_TE/LCD_DE
PE[0..1]
PG[6..15]
PI[0..11]
PF[10..11]
PD[2..7]
U_MCU MCU.S chDoc
USB_PSON USB_OVRCRUSBOTG_DM
USBOTG_DP
USBOTG_ID
U_USB_OTG_FS USB_OTG_FS.SchDoc
SAI1_SC KA
SAI1_FSA SAI1_SDA SAI1_SD B Audio_INT
I2C_SDA
I2C_SCL
SAI1_MCLKA
DFSDM_DATA4
DFSDM_CLK
U_Audio Audio.SchDoc
MFX_IRQ_OUT
MFX_WAKEUP
USB_PSON
JOY_SEL
JOY_DOWN
JOY_LEFT
JOY_RIGHT
JOY_UP
USB_OVRCR
DSI_RST
LCD_RST
LCD_DISP
I2C_SCL
I2C_SDA
EXT_RESET
NRST
uSD_Detect
U_IDD_measurem ent IDD_measurement. SchDoc
TDI
RESET#
TRACE_D3
TRACE_D2
TRACE_D1
TRACE_D0
TRACE_CK
TRST
TMS/SWDIO
TCK/SWCLK
TDO/SWO
VCP_RX
VCP_TX
U_JTAG&Trace JTAG&T race.SchDoc
MC_EmergencyS TOP
MC_CurrentA MC_CurrentB MC_CurrentC
MC_PFC _sync
MC_PWM_3L
MC_PWM_2H
MC_PWM_2L
MC_PWM_1H
MC_PWM_1L
MC_PWM_3H
MC_ICL_S hutout MC_DissipativeB rake
MC_PFC_PWM
MC_BusVoltage
MC_PFC _IndCurr
MC_Temperature
MC_PFC _Shutdown
MC_PFC_Vac
MC_EnB
MC_EnA
MC_EnIndex
U_MotorControl MotorControl.S chDoc
JOY_SEL JOY_DOWN JOY_LEFT JOY_RIGHT JOY_UP
LED4
LED3
LED1 LED2
SDIO1_CL K
SDIO1_CMD
SDIO1_D0 SDIO1_D1 SDIO1_D2 SDIO1_D3
uSD_Detect
WAKEUP
EXT_RESET
I2C_SDA
I2C_SCL
U_Peripherals Peripherals.SchD oc
U_Power Power.SchDoc
TDI
TRST
TMS/SWDIO
TCK/SWCLK
TDO/SWO RESET#
VCP_RX
VCP_TX
U_ST_LINK_V2-1 ST_LINK_V2-1.SCHDOC
OCTOSPI2_IO0
OCTOSPI2_CLK
OCTOSPI2_NCS
OCTOSPI2_IO1 OCTOSPI2_IO2 OCTOSPI2_IO3 OCTOSPI2_IO4 OCTOSPI2_IO5 OCTOSPI2_IO6 OCTOSPI2_IO7
OCTOSPI1_IO5
OCTOSPI1_IO4
OCTOSPI2_DQS
OCTOSPI1_IO6 OCTOSPI1_IO7
OCTOSPI1_IO3
OCTOSPI1_IO2
OCTOSPI1_IO1
OCTOSPI1_IO0
OCTOSPI1_DQS
OCTOSPI1_NCS
OCTOSPI1_CLK
RESET#
U_OctoSPI OctoSPI.SchDoc
Comp2_INP
OpAmp1_INM OpAmp1_INP
Comp2_OUT ADC_DAC
SHIELD SHIELD_CS
TKEY_CS
TKEY
OpAmp1_VO UT
U_AnalogandTS Analog and TS .SchDoc
FMC_NWE
FMC_NOE
FMC_NWAIT
FMC_NBL0 FMC_NBL1
D[0..15] A[0..23]
FMC_NE1 FMC_NE3
LCD_CLK
LCD_RST
LCD_BL_CTRL
I2C_SDA
I2C_SCL
FMC_NE4
LCD_DISP
LCD_DE
LCD_INT
U_Memory&T FT LC D Memory&TF T LCD .SchDoc
UART_RX_3V3
UART_TX
CAN_TX CAN_RX
PMOD_INT
PMOD_RST
SPI_MISO SPI_MOSI
SPI_SCK
SPI_CS
UART_CTS_3V3
UART_RTS
U_Interface Interface .SchD oc
DSI_INT
DSI_CK_P
DSI_CK_N
DSI_D0_P
DSI_D0_N
DSI_D1_P
DSI_D1_N
DSI_BL_CTRL
DSI_TE
DSI_RST
SCLK/MCLK
LRCLK
I2S
I2C_SCL I2C_SDA
SPI_CSSPI_CLK
SWIRE
SPI_DCX
USART1_CK
SPI_SDI
USART1_TX
U_DSI LCD DSI LCD.SchDoc
90MHz clock
133MHz clock
Same length
PA[0..15] PB[0..15] PC[0..15]
PH[0..15] RESET#
PF[10..11]
PI[0..11]
D[0..15]
PG[6..15]
A[0..23]PE[0..1]
PD[2..7]
U_ExtensionConnector ExtensionConnector.S chDoc
Pending for A CP_RST
Same length
64/87 DocID030791 Rev 2

Figure 23. Overall schematics for the STM32L4R9I-EVAL

Electrical schematics UM2248
Page 65

Figure 24. STM32L4R9I-EVAL MCU

216
MCU
MB1313 B.1
10/18/2017
Title:
Size: R eference:
Date: Sheet: of
A3
Revision:
STM32L4R x-EVALProject:
PA4
PA5 PA6 PA7
PA11
PA12
PA9
PA10
PA0
PA1
PA15
PA3
PA13
PA14
PA2
PA8
PB5
PB7
PB14
PB15
PB10
PB8
PB9
PB1 PB2
PB3
PB0
PB4
PB11
PB12
PB13
PC0 PC1 PC2
PC3
PC4
PC6
PC7PC8 PC9 PC10 PC11 PC12 PC13
TMS/SWDIO TCK/SWCLK TDI
SDIO1_D0
SDIO1_CLK
WAKEUP
PD2 PD3 PD4 PD5 PD6 PD7
D2 D3
D13 D14 D15
D0 D1
SDIO1_CMD
PI0
PI9
PI11
PI10
PI1 PI2 PI3 PI4 PI5 PI6 PI7
R35 33 R41 33
R40 33 R39 33
PE0 PE1
PF11
PF10
PG15
PG9
PG8
PG11
PG10
PG12 PG13
PG6 PG7
PH14 PH15
PH9
PH8
PH11
PH10
PH12 PH13
PH2 PH3 PH4 PH5
D4 D5 D6 D7 D8 D9 D10 D11 D12
A1 A2 A3 A4 A5
A6 A7 A8 A9
A10 A11
A14 A15
A0
FMC_NBL0 FMC_NBL1
SAI1_SDA
SAI1_SDB
SAI1_SCKA
SAI1_FSA
SAI1_MCL KA
D[0..15]
A[0..23]
D[0..15]
A[0..23]
DSI_TE/LCD_DE
DSI_CK_P DSI_CK_N
DSI_D0_P DSI_D0_N
DSI_D1_P DSI_D1_N
LED2
LED3
LED4
PB6
TDO/SWO
TRST
R77 33
DFSDM_CLK
DFSDM_DATA4
SDIO1_D1
SDIO1_D2
SDIO1_D3
C30 3.3pF
C31 3.3pF
R49
0
R50
0
X1
NX3215SA-32. 768KHZ-EX S00A-MU00525
PC14 PC15
Audio_INT
OCTOSPI2_IO0
A12
R53 33
R208 33 R52 33R209 33
R211 33
R59 33 R58 33 R210 33 R224 33 R223 33 R233 33
A19 A20A21
A22
A23
R78 33 R79 33 R219 33 R229 33
R228 33 R231 33 R63 33
R70 33 R218 33 R227 33 R220 33 R69 33 R226 33 R83 33 R81 33 R80 33
R73 33 R85 33 R64 33
R56 33 R57 33
R66 33 R225 33 R72 33
A16 A17 A18
R54 33 R232 33 R206 33
A13
R199 33 R198 33
FMC_NOE
FMC_NWE
FMC_NWAIT
FMC_NE1
FMC_NE3
OCTOSPI2_CLK
OCTOSPI2_NCS
OCTOSPI2_IO1
OCTOSPI2_IO2
OCTOSPI2_IO3 OCTOSPI2_IO4 OCTOSPI2_IO5 OCTOSPI2_IO6 OCTOSPI2_IO7
R37 33
R42 33
R82 33 R38 33 R84 33 R71 33 R36 33
OCTOSPI1_IO5
OCTOSPI1_IO4
OCTOSPI1_IO6
OCTOSPI1_IO3 OCTOSPI1_IO2
OCTOSPI1_IO7
OCTOSPI1_IO1 OCTOSPI1_IO0 OCTOSPI1_DQS
OCTOSPI1_NCSOCTOSPI1_CLK
OCTOSPI2_DQS
R33 33
R222 33
R68 33
R230 33
R76 33
R221 33 R74 33
R67 33
R75 33
R34 33
R196 33
TRACE_CK
TRACE_D0
TRACE_D2
TRACE_D1
TRACE_D3
R240 220K R241 220K R237 220K
MC_CurrentA
MC_CurrentB
MC_CurrentC
MC_EnA
MC_EnB
MC_EnIndex
MC_EmergencySTOP
PMOD_INT
R242 0
OpAmp1_INP
MFX_WAKEUP
OpAmp1_INM
OpAmp1_VOUT
ADC_DAC
UART3_TX UART3_RX
I2C2_SCL I2C2_SDA
LPUART1_RTS LPUART1_CTS
PMOD_RST
LPUART1_TX LPUART1_RX
SHIELD SHIELD_CS
TKEY
TKEY_CS
USBOTG_DM USBOTG_DP
USBOTG_ID
SPI2_NSS SPI2_SCK SPI2_MISO SPI2_MOSI
LCD_CLK
FMC_NE4
Comp2_INP
Comp2_OUT
MC_PWM_1H
MC_PWM_2H
MC_PWM_3H
MC_PWM_1L
MC_PWM_2L
MC_PWM_3L
MC_DissipativeB rake
MC_ICL_S hutout
MC_PFC _sync
MC_PFC _PWM
MC_Temperature
MC_PFC _Shutdown
MC_PFC _IndCurr
R214 0
R216 0
R203 0
R200 0
R204 0
R235 0
R244 0
R217 0
R195 0
R205 0
R197 0
R236 0
R234 0
C36 CC0603CRNPO9BN6R8
C38 CC0603CRN PO9BN6R 8
R65 0
4
1 3
2
X2
NX3225GA 16MHz EX S00A-CG04815
R61 0
PC13-ANT I_TAMP
E1
PC0
J2
PC1
J3
PC2
J4
PC3
K1
PA0-WKUP
K3
PA1
M1
PA2
N1
PA3
M2
PA4
N2
PA5
L3
PA6
L4
PA7
M4
PC4
K4
PB0
N4
PB1
L5
PB2
N5
PB10
N9
PB11
H7
PB12
N12
PB13
N13
PB14
M12
PB15
L10
PC6
F11
PC7
G11
PC8
F9
PC9
G13
PA8
E11
PA9
E12
PA10
D11
PA11
E13
PA12
D13
PA13
A11
PA14
A10
PA15
A9
PC10
D9
PC11
E9
PC12
F8
PB3
A6
PB4
A5
PB5
B5
PB6
C5
PB7
D5
PB8
C4
PB9
D4
PC14-OSC32_IN
F1
PC15-OSC32_OUT
G1
PH0-OSC_IN
H1
PH1-OSC_OUT
J1
NRST
H3
DSI_D0P
L11
DSI_D0N
L12
DSI_CKP
K11
DSI_CKN
K12
DSI_D1P
J11
DSI_D1N
J12
U8A
STM32L4R 9AII6
PE2
D3
PE3
D2
PE4
D1
PE5
E4
PE6
E3
PF0
F5
PF1
F4
PF2
F3
PF3
G3
PF4
G4
PF5
G5
PF10
H4
PH2
A2
PH3-BOOT0
E5
PH4
K8
PH5
L9
PF11
M5
PF12
N6
PF13
M6
PF14
L6
PF15
K5
PG0
J5
PG1
H5
PE7
L7
PE8
K6
PE9
J6
PE10
H6
PE11
N8
PE12
M8
PE13
L8
PE14
K7
PE15
J7
PH8
N10
PH9
C11
PH10
M9
PH11
M10
PH12
B13
PG2
H9
PG3
G8
PG4
G7
PG5
G9
PG6
G12
PG7
G10
PG8
F10
PH13
C9
PH14
A13
PH15
B12
PG9
B7
PG10
D6
PG11
E6
PG12
F6
PG13
G6
PG15
C6
PE0
A4
PE1
B4
PD8
K10
PD9
K9
PD10
J10
PD11
J9
PD12
J8
PD13
H8
PD14
H11
PD15
H10
PD0
B8
PD1
C8
PD2
D8
PD3
E8
PD4
C7
PD5
D7
PD6
E7
PD7
F7
PI9
B1
PI10
A1
PI11
C3
PI0
A12
PI1
B11
PI2
B10
PI3
C10
PI4
D10
PI5
E10
PI6
B9
PI7
B2
U8B
STM32L4R9AII6
PH0 PH1
RESET#
1
4 3
2
B2
TD-0341 [RE SET/B lack]
C117 100nF
2
3
1
SW1
09.03290.01
RESET#
PH3
VDD
R1 10K
Capacitor close to M CU
R183 [N/A]
VDD
CAN_RX
CAN_TX
R243 0
VBUS_FS
PA[0..15]
PA[0..15]
PB[0..15]
PB[0..15]
PC[0..15]
PC[0..15]
PD[2..7]
PD[2..7]
PE[0..1]
PE[0..1]
PF[10..11]
PF[10..11]
PG[6..15]
PG[6..15]
PH[0..15]
PH[0..15]
PI[0..11]
PI[0..11]
SB38
SB57
SB40
SB35
SB14
SB17
SB42
SB41
SB36
SB37
SB43
SB21
SB19
SB2
SB58
SB56
SB59
SB60
SB34
SB47
SB46
SB44
SB45
SB3
MFX_IRQ_OUT
LCD_BL_CTRL
DSI_BL_CTRL
R207 0
LED1
USART1_CK
SB29
USART1_TX
SB16
MC_PFC_Vac
MC_BusVoltage
SB55
SB54
SPI_CS
R238 0 SB26
SB51
SB39
R215 0
SB22
SB48
SWIRE
LCD_INT
SB20
SB15 SB18
R26 [N/A]
R30 [N/A]
R44 [N/A]
R46 [N/A]
12
D11
ESDA7P60-1U1M
UM2248 Electrical schematics
DocID030791 Rev 2 65/87
Page 66
316
Power
MB1313 B.1
5/10/2017
Title:
Size: R eference:
Date: Sheet: of
A3
Revision:
STM32L4R x-EVALProject:
+5V
1 2
LD7 red
R141
820
C41 100nF
C37 100nF
C114 100nF
VDD_MCU
C24 100nF
C40 100nF
C33 100nF
C28 100nF
C39 100nF
C23 100nF
C43
4.7uF
C22 100nF
Vin3Vout
2
1
Tab
4
U23 LD1117S18TR
C73 10uF
+3V3 +1V8
H1H4 H2 H3
SV
1
SG
2
CV
3
CG1
4
CG2
5
CG3
6
L3
BNX002-01
C70 220uF
E5V
1
3
2
CN18
DC-10B
C72 100nF
123
D6 ZEN056V130A 24LS
D5V
7 8
5 6
3 4
1 2
JP11
Header 4X2
E5V
U5V_ST_LINK
VBUS_FS
VDD_ADJ
+5V
VDD_ADJ
TP12
13
2RV3
3386P-503H[5%]
R138
10.2K[1%]
Power Supply VDD_A DJ [1.7V to 3.61V ]
R137
20K[1%]
C60
4.7uF
Vout=1.22*(1+R 1/R2)
C59 100nF
EN
1
GND
2
VO
4
ADJ
5
GND
7
VI
6
PG
3
U18 ST1L05BP UR
+5V
+3V3
TP8
C48
4.7uF
R115
20.5K[1%]
R11711. 8K[1%]
EN
1
GND
2
VO
4
ADJ
5
GND
7
VI
6
PG
3
U12 ST1L05BP UR
Power Supply 3.3V Vout=1.22*(1+R 1/R2)
C47 100nF
+3V3
R105
[N/A]
R106 [N/A]
R128
[N/A]
R129 [N/A]
VDD_MCUVDD
3
2
1
JP10
VDD
TP11
+3V3
VDD_ADJ
VDD_IO
VDD_IO
TP3
VDDA
3
2
1
JP2
VDDA
TP7
+3V3
VDD_USB
3
2
1
JP1
VDD_USB
TP2
+3V3
C120 1uF
C118 100nF
connected byshunt of IDD_measurementcircuitry
VDD_MCU
VDD_MCU
VDD_MCU
JP3
Header 2X1
R86
0
C42 100nF
ClosetoMCUonPCB
VDDA
C441uF
CN10 Header 2X1
1
2
VREF+
VREF+
VDD_MCU
DSI_VCAP
C34
2.2uF
DSI_VCAP
BT1
CR1220 holder
VDD
3
2
1
JP8
+-
C20 1uF
C25 100nF
VDD_USB
C104
4.7uF
C112 100nF
VDD_IO
R127 124[1%]
R124
232[1%]
+5V
C57 10uF
+3V6
3V6
TP10
Vout=1.25*(1+232/ 124)=3.589V
C54 100nF
Vin3Vout
2
1
Tab
4
U15 LD1117STR
VBAT
E2
VSS
F13
VSSA/VREF-
K2
VREF+
L1
VDD
A8
VDD
C13
VDD
H13
VDD
N11
VDD
A3
VDDA
L2
VDD
N3
VDDIO2
B6
VDDIO2
F12
VDDDSI
M13
VSS
C12
VSS
M3
VDDUSB
D12
VSS
B3
VSSDSI
J13
VSS
A7
VSS
H12
VCAPDSI
L13
VSSDSI
K13
VSS
C2
VDD
C1
VSS
M11
VSS
H2
VSS
F2
VSS
M7
VDD
G2
VDD
N7
U8C
STM32L4R9AII6
Recommendation: 100nF decoupling capacitor for eachVDD pin
to be confirme: DSI pow er and VDD IO1/2 power
5V
TP13
GND
TP1
GND
TP16
1V8
TP14
L1
BEAD(F CM1608KF-601T 03)
C35 [N/A]
VCAPDSI
TP5
C46 TPSR106K 006R1000
C58 TPSR106K 006R1000
12
D14
ESDA7P 60-1U1M
66/87 DocID030791 Rev 2

Figure 25. Power supply

Electrical schematics UM2248
Page 67
416
Memory & TFT LCD
MB1313 B.1
3/31/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
VDD
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
VDD
FMC_NWE FMC_NOE FMC_NWAIT
VDDVDD
VDD
JP6 Header 2X1
A0
A0
A17
A18
VDD
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
VDD
Default setting: Open
PE1
PE0
PD5
PG10
PD6
PD4
PD7
FMC_NBL0 FMC_NBL1
A19
A20
A23
VDD
A22
B8
A15
D7
A14
C7
A13
A7
A12
B7
A11
D6
A10
C6
A9
A6
A8
B6
A19
D5
A20
D4
W
A5
RP
B5
A21
C5
Vpp/WP
B4
RB
A4
A18
C4
A17
B3
A7
A3
A6
C3
A5
D3
A4
B2
A3
A2
A2
C2
A1
D2
VCCQ
D8
A0
E2
E
F2
VSS
E8
G
G2
DQ0
E3
DQ8
F3
DQ1
H3
DQ9
G3
DQ2
E4
DQ10
F4
DQ3
H4
DQ11
G4
VCCQ
F1
DQ4
H5
DQ12
F5
DQ5
E5
DQ13
G6
DQ6
H6
DQ14
F6
DQ7
E6
DQ15A-1
G7
VSS
H7
BYTE
F7
A16
E7
VCC
G5
VSS
H2
A23
C8
U11
M29W128GL70ZA6E
M29W256GL70ZA6E
D[0..15]
A[0..23]
D[0..15]
A[0..23]
R134
0
R110
0
C45 100nF
C123 100nF
C124 100nF
C130 100nF
C128100nF
C122
100nF
R97
10K
R135 10K
R239
10K R111 10K
R96 10K
R109
10K
SRAM Nor Flash
A21
FMC_NE1
512kx16: IS61WV51216BLL-10MLI
FMC_NE3
+3V6
Operating range: 1.65<VDD<3.6V
512x16: IS66WV51216EBLL-55BLI VDD: 2.5V to 3.6V
Operating Voltages :
1Mx16: IS61WV102416BLL-10MLI VDD: 2.4V to 3.6V
A4
B4
A3
B3
A2
A5
A1
A4
A0
A3
CE
B5
I/O0
B6
I/O1
C5
I/O2
C6
I/O3
D5
VCC
D6
VSS
D1
I/O4
E5
I/O5
F5
I/O6
F6
I/O7
G6
WE
G5
A16
E4
A15
F4
A14
F3
A13
G4
A12
G3
A11
H5
A10
H4
A9
H3
A8
H2
I/O8
B1
I/O9
C1
I/O10
C2
I/O11
D2
VCC
E1
I/O12
E2
I/O13
F2
I/O14
F1
I/O15
G1
BLE
A1
BHE
B2
OE
A2
A7
D4
A6
C4
A5
C3
A17
D3
A18
H1
VSS
E6
A20
H6
A19
G2
CE2
A6
A21
E3
U17
IS61WV102416BLL-10MLI
PSRAM IS66WV51216EBLL-55BLI
LCD_CLK
+3V3
TFT LCD
PF14 PF15 PE9 PE10 PE11 PE12 PE13 PE14
PF11
PE0 PE1
PD3
PH5 PH4
FTSH-125-01-F-DV-K (Samtec)
LCD_RST
PD4 PD5
VDD
C121
100nF
C119
100nF
PD5
PD4
PG12
MFX_GPIO12
D6 D7 D8 D9 D10 D11
A8 A9
R0
3
R1
5
R2
7
R3
9
R4
11
R5
13
R6
15
R7
17
G0
4
G1
6
G2
8
G3
10
G4
12
G5
14
G6
16
G7
18
B0
21
B1
23
B2
25
B3
27
B4
29
B5
31
B6
33
B7
35
GND1GND
2
GND19GND
20
DE/TE
22
DISP
24
HSYNC
26
VSYNC
28
GND
30
PCLK
32
GND
34
RST#
36
GND37SDA
38
INT39SCL
40
RS41NOE
42
BL_CTRL43NWE
44
BL+5V45CS
46
BLGND
47
BLGND
49
VDD
48
+3.3V
50
CN20
P127B-2*25MGF-079-1A
PE2 PE3 PE15 PD8 PD9 PD10 PD11 PD12
PE4 PF13 PD14 PD15 PD0 PD1 PE7 PE8
+5V
C83 10uF
L5
BEAD(FCM1608KF-601T03)
C76
100nF
L4
BEAD(FCM1608KF-601T03)
PC2
LCD_INT
LCD_DISP
LCD_BL_CTRL
PA5
MFX_GPIO11
D0 D1 D2 D3 D4 D5
D12 D13 D14 D15 A16 A17
A19
A20
A23
A7
PE0 PE1
PE0 PE1
PD5 PD4
I2C_SDA I2C_SCL
BL+5V
BL+5V
BLGND
BLGND
FMC_NE4
A23
LCD_DE
DocID030791 Rev 2 67/87

Figure 26. SRAM and NOR Flash memory devices and TFT LCD

UM2248 Electrical schematics
Page 68
68/87 DocID030791 Rev 2
516
Audio
MB1313 B.1
4/19/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
SAI1_SCKA
PC1
ADCDAT1
F2
ADCLRCLK1/ GPIO1
G3
AGND
D6
CPVDD
G9
CPVOUTN
H7
CPVOUTP
G7
CS/ADDR
G2
DACDAT1
E4
CPGND
H9
DCVDD
F1
DBVDD
D2
DGND
E2
CPCB
H8
AVDD1
D9
BCLK1
G1
CIFMODE
A4
CPCA
G8
DMICCLK
C6
AGND
E7
AGND
E8
AVDD2
D8
GPIO2/MCLK2
E1
GPIO3/BCLK2
H2
GPIO4/LRCLK2
F4
GPIO5/DACDAT2
H3
GPIO6/ADCLRCLK2
G4
GPIO7/ADCDAT2
E5
GPIO8/DACDAT3
H4
GPIO9/ADCDAT3
F5
GPIO10/LRCLK3
H5
GPIO11/BCLK3
F6
HP2GND
F7
HPOUT1FB
G5
HPOUT1L
H6
HPOUT1R
G6
HPOUT2N
F9
HPOUT2P
F8
IN1LN
D7
IN1LP
C8
IN1RN
B7
IN1RP
C7
IN2LN/DMICDAT1
B9
IN2LP/VRXN
B8
IN2RN/DMICDAT 2
A9
IN2RP/VRXP
A8
LDO1ENA
D4
LDO1VDD
E9
LDO2ENA
D5
LDO2VDD
D1
LINEOUT1N
C5
LINEOUT1P
B5
LINEOUT2N
C4
LINEOUT2P
B4
LINEOUTFB
A6
LRCLK1
E3
MCLK1
D3
MICBIAS1
A7
MICBIAS2
B6
REFGND
A5
SCLK
H1
SDA
F3
SPKGND1
A1
SPKGND2
C1
SPKMODE
A3
SPKOUTLN
B1
SPKOUTLP
A2
SPKOUTRN
C3
SPKOUTRP
B3
SPKVDD1
B2
SPKVDD2
C2
VMIDC
C9
VREFC
E6
U26
WM8994ECS/R
C91100nF
C94100nF
VDD
+1V8
VDD
SAI1_FSA SAI1_SDA SAI1_SDB
PA8 PB9
PB5
Audio_INT
I2C_SDA I2C_SCL
PH5 PH4
SAI1_MCLKA
PB8
C90100nF
C89100nF
R15820R157
20
C85 2.2uF
C84 2.2uF
C87 2.2uF
C102100nF
DFSDM_CLK
DFSDM_DATA4
PC0
+3V3
C93100nF
+1V8
+3V3
+1V8
C81100nF
C101100nF
VDD
PI4
R166 4K7
R177 10K
C82 1uF
C951uF
C921uF
C804.7uF
C794.7uF
C784.7uF
C77
4.7uF
C86
4.7uF
C88
4.7uF
PF10
R159 0 R165 0
GND5DOUT
4
CLK
3
VDD1LR
2
U31
MP34DT01TR
GND5DOUT
4
CLK
3
VDD1LR
2
U30
MP34DT01TR
LEFT
RIGHT
Operating range: 1.62<VDD<3.6V
321
JP15
MICBIAS1
VDD
321
JP16
R178 0
2
6
4
3
CN24
PJ3028B-3
2
6
4
3
CN23
PJ3028B-3
R193
0
R194
0
R192
0
R191
0
R249 1K
R253
180
R250 1K
R254
180
C144
4.7uF
C143
4.7uF
13245
6
D10 ESDA6V1BC6
13245
6
D9 ESDA6V1BC6
R164 [N/A]
I2C address: 0x34

Figure 27. Audio codec device

Electrical schematics UM2248
Page 69

Figure 28. DSI display connector

616
DSI LCD connec tor
MB1313 B.1
3/31/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
DSI_INT
PC2
DSI LCD
+5V
C134 10uF
L6
BEAD(FCM1608KF-601T03)
C135
100nF
L7 BEAD(FCM1608KF-601T03)
DSI_CK_P DSI_CK_N
DSI_D0_P DSI_D0_N
DSI_D1_P DSI_D1_N
DSI_BL_CTRL
DSI_TE
R136
10K
C65
100nF
PG6
DSI_RST
112
2
334
4
556
6
778
8
9910
10
111112
12
131314
14
151516
16
171718
18
191920
20
212122
22
232324
24
252526
26
272728
28
292930
30
313132
32
333334
34
353536
36
373738
38
393940
40
414142
42
434344
44
454546
46
474748
48
494950
50
515152
52
535354
54
555556
56
575758
58
595960
60
61
61
62
62
63
63
64
64
CN16
QSH-030-01-F-D-A-K-TR
+3V3
VDD
SCLK/MCLK LRCLK I2S
PC1
PA8 PB9
DSI_D2_P DSI_D2_N
DSI_D3_P DSI_D3_N
+1V8
C63
100nF
I2C_SCL
I2C_SDA
SPI_CS
SPI_CLK
SPI_SDI SPI_DCX
VDD
C64
100nF
SWIRE
PB14
MFX_GPIO9
PG12
PI1
PI3 PI2
USART1_CK/TXconfig SB on MCU sheet
SB28 SB27
SB31 SB30
Operating range:
1. GVO LCD IEG1120TB103GF-001 works at 1.65V<VDD<3.3V
2. MB1166 board works at VDD=3.3V only
SB25
USART1_TX
USART1_CK
SB24
PG13
PB6
PF11
PH4
PH5
UM2248 Electrical schematics
DocID030791 Rev 2 69/87
Page 70
70/87 DocID030791 Rev 2
716
Peripherals
MB1313 B.1
4/10/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
JOY_SEL JOY_DOWN JOY_LEFT JOY_RIGHT JOY_UP
Buttons
Joystick
1 2
LD3 Red
1 2
LD2 Orange
1 2
LD4 Blue
1 2
LD1 Green
+3V3
R187
510
R186
680
R185
680
R184
680
LEDs
LED4
LED3
LED1
LED2
PB15
PH13
PH14
PH15
COMMON
5
Selection
2
DOWN
3
LEFT
1
RIGHT
4
UP
6
GND
7
GND
8
B1
MT-008A
MICRO SD
VDD
SMS064FF or SMS128FF
1234567
8
SW29SW1
10
CN8 PJS008-2000
R45
0
VDD
(TF) Card
input pin with pull-up
R62 47K
R51 47K
R48 47K
R60 47K
R55 47K
VDD
SDIO1_CLK SDIO1_CMD
SDIO1_D0
SDIO1_D1
SDIO1_D2
SDIO1_D3
PC8
PC9
PC10
PC11
PC12 PD2
uSD_Detect
R189 220K
R190
100
R188
330
PC13
VDD
WAKEUP
1
43
2
B3 WKUP
Wakeup & Key Button
C113 100nF
VDD
MicroSD card
Operating Voltage: VDD no Lower than 2.7V
MFX_GPIO0 MFX_GPIO1 MFX_GPIO2 MFX_GPIO3 MFX_GPIO4
MFX_GPIO5
1 2 3 4 5 6 7 8
CN2
F206A-2*04MGF-A
VDD
EXT_I2C Connector
+5V
SSM-104-L-DH (Samtec)
I2C_SCL
I2C_SDA
PH4
PH5
EXT_RESET
E0
1
E1
2
E2
3
VSS4SDA
5
SCL
6
WC
7
VCC
8
U3
M24128-DFDW6TP
PH5
PH4
R25 10K
VDD
C18
100nF
I2C_SDA I2C_SCL
I2C EEPROM
operating voltage ranges: 1MHz 64Kbit I2C memory M24C64-FDW6TP: 1.7 to 5.5V 1MHz 128Kbit I2C memory M24128-FDW6TP: 1.7 to 5.5V
I2C address: 0xA0
MFX_GPIO8
I2C_SDA
I2C_SCL
SB13
SB12
C103 [N/A]
R47 [N/A]
VCC
B1
GNDB2GNDB3GND
B4
DET
B5
O1A1O2A2O3A3O4A4O5A5O6
A6
I1C1I2C2I3C3I4C4I5C5I6
C6
U7 EMIF06-HSD03F3
12
D12
ESDA7P60- 1U1M
1
3
2 4
5
6
D13 ESDA6V1-5SC6

Figure 29. Physical control peripherals, microSD card and EEPROM

Electrical schematics UM2248
M24C64-FDW6TP
Page 71

Figure 30. Analog input and output and touch-sensing device

816
Analog and TS
MB1313 B.1
6/5/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
13
2
RV2 3386P-103(10K)
VDD
Potentiometer/LDR
R118
8.2K
VDD
Comp2_INP
3
2
1
JP9
3
2
1
JP5
R108
1K
R246
1K
OpAmp1_INP
OpAmp1_INM
R245 [N/A]OpAmp1_VOUT
OA1_OUT
TP9
+
-
OpAmp1
13
2
RV1 3314J-1-103
STM32L
PA0
PA1
PA3
VDD
Potentiometer
LDR
COMP2_OUT
TP6
OpAmp1_VOUT
OpAmp1_INM
OpAmp1_VOUT
OpAmp1_INM
OpAmp1_INP
OpAmp1_INP
PA3
PA0
PA1
STM32L
Comp2
Comp2_INP
Comp2_INP
PB4
Comp2_OUT
Comp2_OUT
Comp2_OUT
PB5
PB4
PB5
R121 GL5528
ADC_DAC
ADC&DAC connector
C21
[N/A]
R31
0
R32 0
Close to MCU on PCB
PA4
CN4 Header 2X1
12
<----Touch Sensing diameter 10mm min on active shield diameter 12mm min
R43
10K
SHIELD SHIELD_CS
TS1 TS_PAD
ESD resistor close to MCU pad
TKEY_CS
C29
22nF(COG)GRM3195C1H223JA01L
R22
1K
C27 220nF
TKEY
PB7
PB6
PC6
PC7
Default setting: Open
Default setting: 1<->2 fromPotentiometer
Default setting: 2<->3 to Comp2
UM2248 Electrical schematics
DocID030791 Rev 2 71/87
OpAmp/ADC
Comparator
Variablegain
Page 72
916
ST-LINK/V2-1
MB1313 B.1
4/10/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
STM_RST
T_JTCK
T_JTCK
T_JTDO
T_JTDI
T_JTMS
OSC_IN OSC_OUT
T_NRST
AIN_1
COM
PWR
Board Ident: PC13=0
SWD
T_SWDIO_IN
LED_STLINK MCO
VCP_RX
VCP_TX
T_SWO
R168 [N/A]
R167 10K
R170 4K7
R169 4K7
C141 100nF
USB_RENU Mn
+3V3_ST_LINK
+3V3_ST_LINK
+3V3_ST_LINK
+3V3_ST_LINK
PWR_E XT
+3V3_ST_LINK
C61
1uF_X5R_0603
C66 10nF_X7R_0603
C68 1uF_X5R_0603
C62 100nF
C67 100nF
+3V3_ST_LINK
VBAT
1
PA7
17
PC13
2
PA12
33
PC14
3
PB0
18
PC15
4
JTMS/SWDIO
34
OSCIN
5
PB1
19
OSCOUT
6
VSS_2
35
NRST
7
PB2/BOOT1
20
VSSA
8
VDD_2
36
VDDA
9
PB10
21
PA0
10
JTCK/SWCLK
37
PA1
11
PB11
22
PA2
12
PA15/JTDI
38
PA3
13
VSS_1
23
PA4
14
PB3/JTDO
39
PA5
15
VDD_1
24
PA6
16
PB4/JNTRST
40
PB12
25
PB5
41
PB13
26
PB6
42
PB14
27
PB7
43
PB15
28
BOOT0
44
PA8
29
PB8
45
PA9
30
PB9
46
PA10
31
VSS_3
47
PA11
32
VDD_3
48
U27 STM32F103CBT6
R156 100K
Power Switch to supply +5V from STLINKUSB
PWR_ENn
+3V3_ST_LINK
1 2 3 4 5
CN19
[N/A]
C139 100nF
C142 100nF
C140 100nF
C137 100nF
+3V3_ST_LINK
VDD
LED_STLINK
21
4 3
Red Yellow
LD9 HSMF-A201-A00J1
R180 100
R181 100
R182 0
+3V3_ST_LINK
T_JTCK
T_JTDI
T_NRST
T_JTMS
T_JRST
TDI
TRST
TMS/SWDIO
TCK/SWCLK
RESET#
STM_JTMS_SWDIO STM_JTCK_SWCLK
STM_JTMS_SWDIO
STM_JTCK_SWCLK
T_JRST
SWIM_PU_CTRL
STL_USB_DM
STL_USB_DP
R162
100K
R161
2K7
R160
4K7
+3V3_ST_LINK
+5V
PB11
PB10
C71
4.7uF
IN
1
IN
2
ON
3
GND
4
SET
5
OUT
6
OUT
7
FAULT
8
U22
ST890CDR
VUSB_ST_LINK U5V_ST_LINK
R149 100K
R150 10K
R147 2K2
R148 0
C69 100nF
1 2 LD8
Red
R179 1K
USB ST-LINK
R172 1K5
R176 100K
USB_RENUM n
R163 10K
R252 36K
R251 100
+3V3_ST_LINK
C96 100nF
i
Diff Pair 90ohm
i
Diff Pair 90ohm
VBUS
1
DM
2
DP
3
ID
4
GND
5
Shield
6
USB_Micro-B r eceptacle
Shield
7
Shield
8
Shield
9
EXP
10
EXP
11
CN21
1050170001
3
1
2
T9 9013
VUSB_ST_LINK
VUSB_ST_LINK
VUSB_ST_LINK
STL_USB_DM STL_USB_DP
51
2
GND
3
4
BYPASS
EN
Vin Vout
U21 LDK120M33R
C99 10pF
C100 10pF
1 2
X3
NX3225GD-8.000M-EXS00A-CG04874
E5V
VBUS_FS
D3
BAT60JFILM
D5V
SB32
SB33
R248 [N/A]
I/O1
1
GND
2
I/O23I/O2
4
Vbus
5
I/O1
6
U29
USBLC6-2SC6
D5
BAT60JFILM
D2
BAT60JFILM
D4
BAT60JFILM
D8
BAT60JFILM
VUSB_ST_LINK
T_JTDO
TDO/SWO
VccA
1
A1
2
A2
3
GND4DIR
5
B2
6
B1
7
VccB
8
U24
SN74LVC2T45DCUT
VDD
T_SWO
T_SWDIO_IN
VCCA
1
A1
2
A2
3
GND4DIR
5
B2
6
B1
7
VCCB
8
U28
SN74LVC2T45DCUT
VDD
R171
0
VDD
C98 100nF
C97 100nF
R175 100K
R174 100K
R173
0
+3V3_ST_LINK
+3V3_ST_LINK
C74
100nF
C75 100nF
PB10
TP15
C136
4.7uF
72/87 DocID030791 Rev 2

Figure 31. ST-LINK/V2-1

Electrical schematics UM2248
Page 73
10 16
IDD measurement / MFX (Multi F unction eXpander)
MB1313 B.1
3/31/2017
Title:
Size: R eference:
Date: Sheet: of
A3
Revision:
STM32L4R x-EVALProject:
VDD_MCU
Current direction
to MCU
differential amplifier
SH0 SH1 SH2
Shunts
3
4
5
G
SD
6
2
1
T4 STT7P2UH7
3
4
5
G
SD
6
2
1
T3 STT7P2UH7
3
4
5
G
SD
6
2
1
T2 STT7P2UH7
3
4
5
G
SD
621
T6 STT7P2UH7
decoupling capacitors close to TSZ 122
MFX_IRQ_OUT
IDD_MEAS
MFX_SWCLK
CAL
SH2
SH1
MFX_SWDIO
IDD_MEAS
seenote*
SH1_D SH2_DSH0_D
CAL_D
VDD1 one capacit or close to each MF X pins:
SH0
VDD_MCU
MFX_WAKEUP
123
JP4
bypass
R92 1_1%_0805
R91 24_1%_0805
R90 620_1%_0805
R93 10K_1%_0805
V+
V-
3
2
1
4 8
U14A TSZ122IST
5
6
7
U14B
TSZ122IST
V+
V-
3
2
1
4 8
U13A TSZ122IST
5
6
7
U13B TSZ122IST
seenote*
seenote*
seenote*
decoupling capacitors close to TS Z122
MFX_I2C2_SCL MFX_I2C2_SDA
MFX_WAKEUP
MFX_IRQ_OUT
NRST
NRST
MFX_I2C2_SCL
MFX_I2C2_SDA
VDD1
VDD1
D1 BAT60JFILM
USB_PSON
VDD
VDD
3
4
5
G
SD
621
T5 STT7P2UH7
VDD
+5V
+5V
New Parts
New Parts
PA0
PG9
PH5
PH4
MFX_aGPIO1
CAL
MFX_aGPIO1
MFX_aGPIO1
T50_4 T 50_6
AMP_VDD
AMP_5V
123
4
CN9 [N/A]
MFX_SWCLK MFX_SWDIO
VDD1
3
4
5
G
SD
6
2 1
T8 STT7P2UH7
3
4
5
G
SD
6
2 1
T7 STT7P2UH7
100K
R122
10KR132
510R133
0
R113
100K
R101
100K
R100
100K
R99
100K
R98
100K
R107
1uF
C49
100
R112
357K
R125
11K
R126
6K04R116
6K04R119 300KR120
300KR114
MFX_V3
WAKEUP
2
NRST
7
TSC_XP/GPO0
10
TSC_XN/GPO1
11
TSC_YP/GPO2
12
TSC_YN/GPO3
13
USART_TX
21
USART_RX
22
SPARE
14
SWDIO
34
SWCLK
37
I2C_SCL
42
I2C_SDA
43
BOOT0
44
I2C_ADDR
45
IRQOUT
46
IDD_CAL/GPO4
3
IDD_SH0
4
IDD_SH1/GPO5
5
IDD_SH2/GPO6
6
IDD_MEAS
25
GPIO0
18
GPIO1
19
GPIO2
20
GPIO3
39
GPIO4
40
GPIO5
15
GPIO6
16
GPIO7
17
GPIO8
29
GPIO9
30
GPIO10
31
GPIO11
32
GPIO12
33
GPIO13
26
IDD_SH3/GPO7
38
GPIO14
27
GPIO15
28
IDD_VDD_MCU
41
VDD
1
VDDA
9
VDD_124VDD_236VDD_3
48
VSSA8VSS_123VSS_235VSS_3
47
U16
0
R123
VDD1
JP7 [N/ A]
uSD_Detect
JOY_SEL JOY_DOWN JOY_LEFT JOY_RIGHT JOY_UP
USB_OVRCR
DSI_RST
LCD_RST
LCD_DISP
I2C_SCL
I2C_SDA
EXT_RESET
SB23
C55 100nF
C127 1uF
C126 100nF
C125 100nF
C129 100nF
C133 100nF
C131 100nF
C56
100nF
C51
100nF
C52 100nF
C50
100nF
L2
BEAD(F CM1608KF-601T 03)
Capacitor close to M CU
C132
4.7uF
C53
100nF
I2C address : 0x84
DocID030791 Rev 2 73/87

Figure 32. IDD measurement

VDD,VDD 1,VDD 2,VDD 3
UM2248 Electrical schematics
Page 74
11 16
JTAG & Trace
MB1313 B.1
4/11/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
CN12
P127B-2*10MGF-079-1E7A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
CN17 JTAG
R143 10K
TDI
RESET#
TRACE_D3 TRACE_D2 TRACE_D1 TRACE_D0 TRACE_CK
TRST
TMS/SWDIO TCK/SWCLK TDO/SWO
Trace connector JTAG connector
KEY
PA13 PA14 PB3 PA15 PB4
PE6 PE5 PC10 PC9 PE2
VDD
VDD
VDD
VDD
R87 22 R88 22 R89 22 R94 22 R104 22 R95 22
FTSH-110-01-L-DV (Samtec)
1
324
5
U10 ESDALC6V1W5
1 2 3 4 5 6
7
8
9
10
CN15
Tag-10_C
Only footprint with Cable: TC2050-IDC-NL
PA13
PA14
PB3
PA15
PB4
VDD
1
324
5
U19 ESDALC6V1W5
1
324
5
U20 ESDALC6V1W5
R140 [N/A]
R142 [N/A]
R130 [N/A]
R131 [N/A]
R139 [N/A]
R144 [N/A]
R102 [N/A]
R103 [N/A]
R145 10K
R146 10K
PB11 PB10
T_VCP_RX T_VCP_TX
VDD
STDC14 Receiver
FTSH-107-01-L-DV-A-K
1 2 3 4 5 6 7 8
109
111312
14
CN11
T_VCC must be to connected to VDD_MCUof the Target
100R255
T_SWDIO T_SWCLK T_SWO
T_NRST T_VCP_TXT_VCP_RX
T_VCC
GNDDetect
74/87 DocID030791 Rev 2

Figure 33. JTAG and trace debug connectors

Electrical schematics UM2248
Page 75
12 16
MotorControl
MB1313 B.1
3/31/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
R18 3K3
C14 1nF
+3V3
+3V3
+5V
R15 0
C12 [N/A]
C2 [N/A]
R14 0
R13 0
R16
0
R11
0
MC_EmergencySTOP
MC_CurrentA
MC_CurrentB
MC_CurrentC
MC_PFC_sync
MC_PWM_3L
MC_PWM_2H MC_PWM_2L
MC_PWM_1H MC_PWM_1L
MC_PWM_3H
MC_ICL_Shutout MC_DissipativeBrake
MC_PFC_PWM MC_EnA MC_EnB
MC_BusVoltage
MC_EnIndex
Motor control connector
PC3
PA1
PC0
PC1
PC2
PG9
PB14
PB7
PG13
PB8
PC7 PH14
PH15
PB6
PI4
PC6 PH13
PC8
C11 [N/A]
C10 [N/A]
C7 [N/A]
C6 [N/A]
C3 [N/A]
C1 [N/A]
PB15
C16 10nF
C13 100nF
C8 100nF
R17 100K
EMERGENCY STOP
1
PWM_1H
3
PWM_1L
5
PWM_2H
7
PWM_2L
9
PWM_3H
11
PWM_3L
13
PHASE A CURRENT +
15
PHASE C CURRENT +
19
PHASE B CURRENT +
17
ICL shut out
21
DISSIPATIVE BRAKE
23
+5V POWER
25
PFC SYNC
27
PFC PWM
29
Encoder A
31
Encoder B
33
GND
2
GND
4
GND
6
GND
8
GND
10
GND
12
BUS VOLTAGE
14
PHASE A CURRENT -
16
PHASE B CURRENT -
18
PHASE C CURRENT -
20
GND
22
PFC Inductor current
24
Heatsink Temperature
26
3.3V Power
28
PFC Shut down
30
PFC Vac
32
Encoder Index
34
CN1
MC_connector
R12 0
PA0
C9 100nF
MC_PFC_IndCurr
MC_Temperature
R10 0
R8 0
C4 [N/A]
MC_PFC_Shutdown
PA9
PC4
MC_PFC_Vac
+3V3
R9 3K3
C5 1nF
SB1
DocID030791 Rev 2 75/87

Figure 34. Motor-control connector

UM2248 Electrical schematics
Page 76
76/87 DocID030791 Rev 2
13 16
USB_OTG_FS
MB1313 B.1
4/10/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
+5V
USB_PSON
USB_OVRCR
+3V3
12
LD5 Red
R4 620
C19
4.7uF
R23 0
R6 0
GND
2
IN
5
EN
4
OUT
1
FAULT
3
U2
STMPS2151STR
VBUS
1
DM
2
DP
3
ID
4
GND
5
Shield
6
USB_Micro-ABreceptacle
Shield
7
Shield
8
Shield
9
EXP
10
CN3
475900001
VBUS_FS
PA9
PA10
PA11 PA12
R29 330
12
LD6 Green
+3V3
R27 22K
From MFX
To MFX
MFX_GPIO7
MFX_GPIO6
R24 10K
R7 47K
R28
47K
3
1
2
T1 9013
USB Full Speed operating range voltage: 3.0V<VDDUSB<3.6V
USBOTG_DM USBOTG_DP USBOTG_ID
I/O1
1
GND
2
I/O23I/O3
4
Vbus
5
I/O4
6
U4
USBLC6-4SC6
Hirose: ZX62RD-AB-5P8
12
D15 ESDA7P60-1U1M

Figure 35. USB OTG FS port

Electrical schematics UM2248
Page 77

Figure 36. USART, CAN transceiver and PMOD connector

14 16
Interface
MB1313 B.1
6/5/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
1 6 2 7 3 8 4 9 5
CN7
DB9-male
USART
C2+
1
C2-
2
V-
3
R1IN
4
R2IN
5
R3IN
6
R4IN
7
R5IN
8
T1OUT
9
T2OUT
10
T3OUT
11
T3IN
12
T2IN
13
T1IN
14
R5OUT
15
R4OUT
16
R3OUT
17
R2OUT
18
R1OUT
19
R2OUTB
20
R1OUTB
21
nSHDN
22
nEN
23
C1-
24
GND
25
VCC
26
V+
27
C1+
28
U9
ST3241EBPR
C105 100nF
C26 100nF
C106 100nF
C107 100nF C32 100nF
+3V3
+3V3
RXD RTS TXD CTS
DSR
UART_CTS _3V3
PB13
UART_RTS _3V3
PB12
VCCA
1
A1
2
A2
3
GND4DIR
5
B2
6
B1
7
VCCB
8
U1
SN74LVC2T45DCUT
+3V3
VDD
VDD
C17 100nF
C15 100nF
R5 100K
R19 100K
VDD
UART_RTS_3V3
UART_RTS
UART_RX_3 V3
PG8
UART_TX
PG7
D
1
GND
2
VCC
3
R4Vref
5
CANL
6
CANH
7
RS
8
U25
SN65HVD230
+3V3
VDD
R154 120
JP13
Header 2X1
321
JP14
R152
10K
VDD
C138
100nF
R151
0
R155 0
R153 [N/A]
Default setting: 1<->2
Default setting: Closed
1 6 2 7 3 8 4 9 5
CN22 DB9-male
PB9
PB8
CAN_TX
CAN_RX
R247 0
3
1
2
D7
ESDCAN24-2BLY
Optional
Operating voltage range: 3.0<VDD<3.6V
UART_TX_3V3
UART_TX_3V3
PMOD
1 2 3 4 5 6
7 8
9 10 11 12
P1
SSW-106-02-F-D-RA
+3V3
PB13
PMOD_INT
PMOD_RST
SPI_CS
SPI_MISO
PG13
PB14
PG7
PI3
PG8
PI2
PI1
SPI_MOSI
SPI_SCK
ATOM FH254206C-1600
PI0
PB12
UART_RX
UART_CTS
UART_RX
UART_CTS
UART_RTS_3V3
UART_TX_3V3
SB4 SB5
SB7
SB8
SB11
SB6
SB9
SB10
R21 0 R20 0
JP12
Default setting: Closed
UM2248 Electrical schematics
DocID030791 Rev 2 77/87
Page 78
78/87 DocID030791 Rev 2
15 16
OctoSPI
MB1313 B.1
10/18/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
NC
A2
NC
A3
DNU
A5
RESET#
A4
NC
B1
SCLK
B2
GND
B3
VCC
B4
NC
B5
VSSQ
C1
CS#
C2
DSQ
C3
SIO2
C4
NC
C5
VCCQ
D1
SIO1
D2
SIO0
D3
SIO3
D4
SIO4
D5
SIO7
E1
SIO6
E2
SIO5
E3
VCCQ
E4
VSSQ
E5
U6
MX25LM51245GXDI00
NC
A2
NC
A5
RESET#
A4
NC
C2
CK
B2
VSS
A1
VCC
B4
NC
B5
VSSQ
C1
CS#
A3
RWDS
C3
SIO2
C4
NC
C5
VCCQ
D1
SIO1
D2
SIO0
D3
SIO3
D4
SIO4
D5
SIO7
E1
SIO6
E2
SIO5
E3
VCCQ
E4
VSSQ
E5
CK#
B1
VSS
B3
U5
IS66WVH8M8BLL-100BLI
OCTOSPI2_IO0
OCTOSPI2_CLK OCTOSPI2_NCS
OCTOSPI2_IO1 OCTOSPI2_IO2 OCTOSPI2_IO3 OCTOSPI2_IO4 OCTOSPI2_IO5 OCTOSPI2_IO6 OCTOSPI2_IO7
OCTOSPI1_IO5
OCTOSPI1_IO4
OCTOSPI2_DQS
OCTOSPI1_IO6 OCTOSPI1_IO7
OCTOSPI1_IO3
OCTOSPI1_IO2
OCTOSPI1_IO1
OCTOSPI1_IO0
OCTOSPI1_D QS
OCTOSPI1_NCS
OCTOSPI1_CLK
C115 100nF
VDD
C110 100nF
C108 100nF
C111 100nF
VDD
C109 100nF
C116 100nF
RESET#
C5 for VPP from Mi rcon
MIRCON: MT35XL512ABA1G12-0SIT
Operating range: 2.7<VDD<3.6V
Operating range: 2.7<VDD<3.6V
PA3
PI6 PI5 PG15
PI10 PI9 PH8 PH9 PH10 PH11 PH12
PI11
PB1 PB0 PA7 PA6
PC4
PC3
PA2 PB2
PH2 PG11
VPP
TP4
R202 [N/A]
VDD
R212 [N/A]
VDD
R201 [N/A]
VDD

Figure 37. Octo-SPI Flash memory device

Electrical schematics UM2248
Page 79

Figure 38. Extension connectors

16 16
Extension Connectors
MB1313 B.1
3/31/2017
Title:
Size: Reference:
Date: Sheet: of
A4
Revision:
STM32L4Rx-EVALProject:
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
CN13
P1039-2*20MGF-089-1A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
CN14
P1039-2*20MGF-089-1A
PA[0..15]
PA[0..15]
PB[0..15]
PB[0..15]
PC[0..15]
PC[0..15]
PC14 PC15
+3V3D5V
D5V
PH0
PH1
+3V3
Place close Memory
Place close Memory
Left
Right
+5V
FTR-120-03-L-D-LC (Samtec)
FTR-120-03-L-D-LC (Samtec)
PA6
PA11
PA12
PA9
PA10
PA0
PA1
PA15
PA3
PA13PA14
PA2
PA8
PA4
PA5
PB5 PB7
PB14
PB15
PB10
PB8
PB9
PB1 PB2
PB3
PB0
PB4
PB11PB12
PB13
PB6
PC0 PC1
PC2
PC3
PC4
PC6
PC7
PC8
PC9
PC10
PC11 PC12
PC13
PD2 PD3
PD4
PD5
PD6
PD7
PE0
PE1
PF11
PF10
PG15
PG9
PG8
PG11
PG10
PG12PG13
PG6
PG7
PH14 PH15
PH9
PH8 PH11 PH10
PH12
PH13
PH2
PH3
PH4
PH5
PI0
PI9 PI11
PI10
PI1
PI2
PI3
PI4
PI5
PI6
PI7
PA7
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
CN5
P1039-2*20MGF-089-1A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
CN6
P1039-2*20MGF-089-1A
VDD
+3V3VDD
VDD
SB52
SB53
SB49SB50
A0A1
A2
A3
A4
A5
A6 A7 A8
A9 A10
A11
A12
A13
A14
A15
A16
A17
A18
A19A20
A21 A22
A23
D0
D1
D2
D3
D4 D5
D6
D7
D8
D9
D10
D11 D12
D13
D14
D15
D[0..15]
A[0..23]
D[0..15]
A[0..23]
PD[2..7]
PD[2..7]
PE[0..1]
PE[0..1]
PF[10..11]
PF[10..11]
PG[6..15]
PG[6..15]
PH[0..15]
PH[0..15]
PI[0..11]
PI[0..11]
RESET#
R213 820
PF0PF1
PF2
PF3
PF4
PF5
PF12 PF13 PF14
PF15 PG0
PG1
PE7 PE8
PE9
PE10
PE11
PE12
PE13
PE14 PE15
PD8
PD9
PD10
PD11
PD12
PD13
PD14
PD15
PG2
PG3
PG4
PG5
PD0
PD1
PE2 PE3PE4
PE5 PE6
UM2248 Electrical schematics
DocID030791 Rev 2 79/87
Page 80
I/O assignment UM2248

Appendix A I/O assignment

Primary
key
10 J13 VSSDSI - - -
11 K13 VSSDSI - - -
12 H3 NRST NRST - -
13 K3 PA0 OPAMP1_VINP || MFX_IRQ_OUT - PFC ind. Curr.
14 M1 PA1 OPAMP1_VINM - Heatsink Temp.
15 N1 PA2 OCTOSPIP1_NCS - -
16 M2 PA3
17 N2 PA4 ADC/DAC - -
18 L3 PA5 LCD_BL_CTRL - -
UFBGA
169 DSI
1 K12 DSI_CKN - - -
2 K11 DSI_CKP - - -
3 L12 DSI_D0N - - -
4 L11 DSI_D0P - - -
5 J12 DSI_D1N - - -
6 J11 DSI_D1P - - -
7 L13 VCAPDSI - - -
8 [L13] VDD12DSI - - -
9 [L13] VDD12DSI - - -

Table 39. STM32L4R9I-EVAL I/O assignment

Pin name Pinout assignment
OCTOSPIP1_ CLK ||
OPAMP1_VOUT
RGB LCD with
FMC mode
--
Motor-control
connector
19 L4 PA6 OCTOSPIP1_IO3 - -
20 M4 PA7 OCTOSPIP1_IO2 - -
21 E11 PA8 SAI1_SCK_A - -
22 E12 PA9 OTG_FS_VBUS - PFC shutdown
23 D11 PA10 OTG_FS_ID - -
24 E13 PA11 OTG_FS_DM - -
25 D13 PA12 OTG_FS_DP - -
26 A11 PA13 JTMS/SWDIO - -
27 A10 PA14 JTCK/SWCLK - -
28 A9 PA15 JTDI - -
29 N4 PB0 OCTOSPIP1_IO1 - -
30 L5 PB1 OCTOSPIP1_IO0 - -
31 N5 PB2 OCTOSPIP1_DQS - -
80/87 DocID030791 Rev 2
Page 81
UM2248 I/O assignment
Table 39. STM32L4R9I-EVAL I/O assignment (continued)
Primary
key
UFBGA
169 DSI
Pin name Pinout assignment
RGB LCD with
FMC mode
Motor-control
connector
32 A6 PB3 JTDO/TRACESWO - -
33 A5 PB4 NJTRST || COMP2_INP - -
34 B5 PB5 SAI1_SD_B || COMP2_OUT - -
35 C5 PB6 TSC_G2_IO3 || USART1_TX - Encoder A
36 D5 PB7 TSC_G2_IO4 - Encoder B
37 C4 PB8 SAI1_MCLK_A || CAN1_RX - Encoder Index
38 D4 PB9 SAI1_FS_A || CAN1_TX - -
39 N9 PB10 UART3_TX - -
40 H7 PB11 UART3_RX - -
41 N12 PB12 LPUART1_RTS_DE - -
42 N13 PB13 LPUART1_CTS - -
43 M12 PB14 PMOD_RST/DSI_BL_CTRL - PFC sync
44 L10 PB15 LED1 - PFC PWM
45 J2 PC0 DFSDM1_DATIN4 - PhaseA Current+
46 J3 PC1 SAI1_SD_A - PhaseB Current+
47 J4 PC2 LCD_INT - PhaseC Current+
48 K1 PC3 OCTOSPIP1_IO6 - PFC Vac
49 K4 PC4 OCTOSPIP1_IO7 - Bus Voltage
50 F11 PC6 TSC_G4_IO1 - MC_PWM_1H
51 G11 PC7 TSC_G4_IO2 - MC_PWM_2H
52 F9 PC8 uSD1_D0 - MC_PWM_3H
53 G13 PC9 uSD1_D1 || TRACED0 - -
54 D9 PC10 uSD1_D2 || TRACED1 - -
55 E9 PC11 uSD1_D3 - -
56 F8 PC12 uSD1_CK - -
57 E1 PC13 TAMP1/WKUP2 - -
58 F1
59 G1
PC14-
OSC32_IN
PC15-
OSC32_OUT
OSC32_IN - -
OSC32_OUT - -
60 B8 PD0 FMC_D2 LCD_B4 -
61 C8 PD1 FMC_D3 LCD_B5 -
62 D8 PD2 uSD1_CMD - -
63 E8 PD3 - LCD_CLK -
64 C7 PD4 FMC_NOE LCD_NOE -
DocID030791 Rev 2 81/87
86
Page 82
I/O assignment UM2248
Table 39. STM32L4R9I-EVAL I/O assignment (continued)
Primary
key
65 D7 PD5 FMC_NWE LCD_NWE -
66 E7 PD6 FMC_NWAIT LCD_DE -
67 F7 PD7 FMC_NE1 - -
68 K10 PD8 FMC_D13 LCD_R3 -
69 K9 PD9 FMC_D14 LCD_R4 -
70 J10 PD10 FMC_D15 LCD_R5 -
71 J9 PD11 FMC_A16 LCD_R6 -
72 J8 PD12 FMC_A17 LCD_R7 -
73 H8 PD13 FMC_A18 - -
74 H11 PD14 FMC_D0 LCD_B2 -
75 H10 PD15 FMC_D1 LCD_B3 -
76 A4 PE0 FMC_NBL0 LCD_HSYNC -
77 B4 PE1 FMC_NBL1 LCD_VSYNC -
78 D3 PE2 FMC_A23 || TRACECK LCD_R0 -
79 D2 PE3 FMC_A19 LCD_R1 -
80 D1 PE4 FMC_A20 LCD_B0 -
81 E4 PE5 FMC_A21 || TRACED2 - -
UFBGA
169 DSI
Pin name Pinout assignment
RGB LCD with
FMC mode
Motor-control
connector
82 E3 PE6 FMC_A22 || TRACED3 - -
83 L7 PE7 FMC_D4 LCD_B6 -
84 K6 PE8 FMC_D5 LCD_B7 -
85 J6 PE9 FMC_D6 LCD_G2 -
86 H6 PE10 FMC_D7 LCD_G3 -
87 N8 PE11 FMC_D8 LCD_G4 -
88 M8 PE12 FMC_D9 LCD_G5 -
89 L8 PE13 FMC_D10 LCD_G6 -
90 K7 PE14 FMC_D11 LCD_G7 -
91 J7 PE15 FMC_D12 LCD_R2 -
92 F5 PF0 FMC_A0 - -
93 F4 PF1 FMC_A1 - -
94 F3 PF2 FMC_A2 - -
95 G3 PF3 FMC_A3 - -
96 G4 PF4 FMC_A4 - -
97 G5 PF5 FMC_A5 - -
98 H4 PF10 DFSDM1_CKOUT - -
82/87 DocID030791 Rev 2
Page 83
UM2248 I/O assignment
Table 39. STM32L4R9I-EVAL I/O assignment (continued)
Primary
key
UFBGA
169 DSI
Pin name Pinout assignment
RGB LCD with
FMC mode
Motor-control
connector
99 M5 PF11 DSI_TE/LCD_DE - -
100 N6 PF12 FMC_A6 - -
101 M6 PF13 FMC_A7 LCD_B1 -
102 L6 PF14 FMC_A8 LCD_G0 -
103 K5 PF15 FMC_A9 LCD_G1 -
104 J5 PG0 FMC_A10 - -
105 H5 PG1 FMC_A11 - -
106 H9 PG2 FMC_A12 - -
107 G8 PG3 FMC_A13 - -
108 G7 PG4 FMC_A14 - -
109 G9 PG5 FMC_A15 - -
110 G12 PG 6 S WIRE - -
111 G10 PG7 LPUART1_TX - -
112 F10 PG8 LPUART1_RX - -
113 B7 PG9 MFX_WAKEUP - ICL shutout
114 D6 P G10 F MC_NE3 - -
115 E6 PG11 OCTOSPIP1_IO5 - -
116 F6 PG12 SPI_CS LCD_NE4 -
117 G6 PG13 PMOD_INT/ USART1_CK - Dissipative Brake
118 C6 PG15 OCTOSPIP2_DQS - -
119 H1 PH0-OSC_IN OSC_IN - -
120 J1 PH1-OSC_OUT OSC_OUT - -
121 A2 PH2 OCTOSPIP1_IO4 - -
122 E5 PH3-BOOT0 - - -
123 K8 PH4 I2C2_SCL - -
124 L9 PH5 I2C2_SDA - -
125 N10 PH8 OCTOSPIP2_IO3 - -
126 C11 PH9 OCTOSPIP2_IO4 - -
127 M9 PH10 OCTOSPIP2_IO5 - -
128 M10 PH11 OCTOSPIP2_IO6 - -
129 B13 PH12 OCTOSPIP2_IO7 - -
130 C9 PH13 LED2 - MC_PWM_1L
131 A13 PH14 LED3 - MC_PWM_2L
132 B12 PH15 LED4 - MC_PWM_3L
DocID030791 Rev 2 83/87
86
Page 84
I/O assignment UM2248
Table 39. STM32L4R9I-EVAL I/O assignment (continued)
Primary
key
133 A12 PI0 SPI2_NSS - -
134 B11 PI1 SPI2_SCK - -
135 B10 PI2 SPI2_MISO - -
136 C10 PI3 SPI2_MOSI - -
137 D10 PI4 Audio_INT -
138 E10 PI5 OCTOSPIP2_NCS - -
139 B9 PI6 OCTOSPIP2_CLK - -
140 B2 PI7 - - -
141 B1 PI9 OCTOSPIP2_IO2 - -
142 A1 PI10 OCTOSPIP2_IO1 - -
143 C3 PI11 OCTOSPIP2_IO0 - -
144 E2 VBAT - - -
145 N11 VDD - - -
146 H13 VDD - - -
147 C1 VDD - - -
148 A3 VDD - - -
UFBGA
169 DSI
Pin name Pinout assignment
RGB LCD with
FMC mode
Motor-control
MC_EmergencyST
connector
OP
149 C13 VDD - - -
150 N3 VDD - - -
151 G2 VDD - - -
152 N7 VDD - - -
153 A8 VDD - - -
154 M13 VDDDSI - - -
155 L2 VDDA - - -
156 F12 VDDIO2 - - -
157 B6 VDDIO2 - - -
158 D12 VDDUSB - - -
159 L1 VREF+ - - -
160 K2 VREF- - - -
161 A7 VSS - - -
162 C2 VSS - - -
163 H12 VSS - - -
164 M11 VSS - - -
165 B3 VSS - - -
84/87 DocID030791 Rev 2
Page 85
UM2248 I/O assignment
Table 39. STM32L4R9I-EVAL I/O assignment (continued)
Primary
key
UFBGA
169 DSI
Pin name Pinout assignment
RGB LCD with
FMC mode
Motor-control
166 C12 VSS - - -
167 H2 VSS - - -
168 F2 VSS - - -
169 M7 VSS - - -
170 M3 VSS - - -
171 F13 VSS - - -
connector
DocID030791 Rev 2 85/87
86
Page 86
Revision history UM2248

Revision history

Date Revision Changes
18-Aug-2017 1 Initial version
25-Oct-2017 2

Table 40. Document revision history

Added: STM32L4R9I-EVAL board bottom view in Figure 5 Bootloader limitation in Chapter 9.8.1 Warning on AMOLED display in Chapter 9.32 Updated: Cover views Figure 3 and Figure 4 moved to Section 9.1
Table 27 and Tab l e 3 9 alternative function removed Figure 23, Figure 24, and Figure 37 in Electrical schematics
86/87 DocID030791 Rev 2
Page 87
UM2248
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics – All rights reserved
DocID030791 Rev 2 87/87
87
Loading...