ST TS971, TS972, TS974 User Manual

TS971, TS972, TS974

Output rail-to-rail very low noise operational amplifier

Features

■Rail-to-rail output voltage swing ±2.4 V at VCC = ±2.5 V

■Very low noise level: 4 nV/√Hz

■Ultra low distortion: 0.003%

■High dynamic features: 12 MHz, 4 V/µs

■Operating range: 2.7 to 10 V

■ESD protection (2 kV)

■Latch-up immunity (class A)

Applications

■Portable devices (CD players, PDAs)

■Portable communication (cell phones, pagers)

■Instrumentation and sensoring

■Professional audio circuits

Description

The TS97x family of operational amplifiers operates with voltages as low as ±1.35 V and features output rail-to-rail signal swing. The TS97x are particularly well suited for portable and battery-supplied equipment. Very low noise and low distortion characteristics make them ideal for audio pre-amplification.

The TS971 is available in a variety of packages to suit all types of applications. For applications where space-saving is critical, the SOT23 package (2.8 x 2.9 mm) or the DFN package

(3 x 3 mm) simplify the board design because they can be placed everywhere.

TS971ILT (SOT23-5L)

TS971ID-TS971IDT (SO-8)

TS972ID-TS972IDT (SO-8)

TS972IPT (TSSOP8)

TS972IQT (DFN8)

Output 1	1	8	VCC
Inverting Input 1	2	7	Output 2
Non Inverting Input 1	3	6	Inverting Input 2
VDD	4	5	Non Inverting Input 2

TS974ID-TS974IDT (SO-14)

TS974IPT (TSSOP14)

May 2010

Doc ID 6031 Rev 7

1/16

www.st.com

Absolute maximum ratings and operating conditions	TS971, TS972, TS974

1 Absolute maximum ratings and operating conditions

Table 1.		Absolute maximum ratings AMR
Symbol		Parameter			Value	Unit
VCC		Supply voltage (1)			12	V
Vid		Differential input voltage (2)			±1	V
V	in	Input voltage (3)	V	DD	-0.3 to V +0.3	V
					CC
Tstg		Storage temperature range			-65 to +150
Tj		Maximum junction temperature			150	°C
		Thermal resistance junction to ambient (4)
		SOT23-5			250
Rthja		DFN8			40	°C/W
		SO-8			125
		SO-14			105
		TSSOP8			120
		TSSOP14			100
		Thermal resistance junction to case(4)
		SOT23-5			81
Rthjc		DFN8			5.2	°C/W
		SO-8			40
		SO-14			31
		TSSOP8			37
		TSSOP14			32
		HBM: human body model(5)			2	kV
ESD		MM: machine model(6)			200	V
		CDM: charged device model(7)			1.5	kV
		Lead temperature (soldering, 10sec)			260	°C

1.All voltage values, except differential voltage are with respect to network ground terminal.

2.Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

3.The magnitude of input and output voltages must never exceed VCC +0.3 V.

4.Short-circuits can cause excessive heating and destructive dissipation. Values are typical.

5.Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.

6.Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.

7.Charged device model: all pins and package are charged together to the specified voltage and then discharged directly to ground through only one pin. This is done for all pins.

No value specified for CDM on SOT23-5 package.

2/16	Doc ID 6031 Rev 7

TS971, TS972, TS974		Absolute maximum ratings and operating conditions
	Table 2.	Operating conditions
	Symbol	Parameter	Value	Unit
	VCC	Supply voltage	2.7 to 10	V
	Vicm	Common mode input voltage range	VDD +1.15 to VCC -1.15	V
	Toper	Operating free air temperature range	-40 to +125	°C

Doc ID 6031 Rev 7

3/16

Electrical characteristics				TS971, TS972, TS974
2	Electrical characteristics
Table 3.	VCC = +2.5 V, VDD = -2.5 V, Tamb = 25°C (unless otherwise specified)
Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Vio	Input offset voltage			1	5	mV
		Tmin ≤ Tamb ≤ Tmax			7
DVio	Input offset voltage drift	Vicm = 0 V, Vo = 0 V		5		µV/°C
Iio	Input offset current	Vicm = 0 V, Vo = 0 V		10	150	nA
Iib	Input bias current	Vicm = 0 V, Vo = 0 V		200	750	nA
		Tmin ≤ Tamb ≤ Tmax		200	1000
Vicm	Common mode input voltage		-1.35		1.35	V
	range
CMR	Common mode rejection ratio	Vicm = ±1.35 V	60	85		dB
SVR	Supply voltage rejection ratio	VCC = ±2 V to ±3 V	60	70		dB
Avd	Large signal voltage gain	RL = 2 kΩ	70	80		dB
VOH	High level output voltage	RL = 2 kΩ	2	2.4		V
VOL	Low level output voltage	RL = 2 kΩ		-2.4	-2	V
Isource	Output source current			1.5		mA
Isink	Output sink current			100		mA
ICC	Supply current per amplifier	Unity gain - no load		2	2.8	mA
GBP	Gain bandwidth product	f = 100 kHz, RL = 2 kΩ, CL = 100 pF	8.5	12		MHz
SR	Slew rate	AV = 1, Vin = ±1 V	2.8	4		V/µs
m	Phase margin at unit gain	RL = 2 kΩ, CL = 100 pF		60		Degrees
Gm	Gain margin	RL = 2 kΩ, CL = 100 pF		10		dB
en	Equivalent input noise voltage	f = 100 kHz		4		nV/√Hz
THD	Total harmonic distortion	f = 1 kHz, AV = -1, RL = 10 kΩ		0.003		%

4/16	Doc ID 6031 Rev 7

TS971, TS972, TS974

Electrical characteristics

Figure 1. Input offset voltage distribution

Figure 2. Voltage gain & phase vs. frequency

VCC = 5 V

Figure 3. Voltage gain & phase vs. frequency Figure 4. THS vs. Vout, VCC = 5 V VCC = 2.7 V

Figure 5. THD vs. Vout, VCC = 2.7 V

Figure 6. THD vs. frequency

Doc ID 6031 Rev 7

5/16