The Smart Reset™ devices provide a useful feature that ensures inadvertent short reset
push-button closures do not cause system resets. This is done by implementing extended
Smart Reset™ input delay time (t
ensures a safe reset and eliminates the need for a specific dedicated reset button.
This reset configuration provides versatility and allows the application to discriminate
between a software generated interrupt and a hard system reset. When the input pushbuttons are connected to microcontroller interrupt inputs, and are closed for a short time, the
processor can only be interrupted. If the system still does not respond properly, continuing
to keep the push-buttons closed for the extended setup time t
processor through the reset outputs.
) and combined push-button inputs, which together
SRC
causes a hard reset of the
SRC
The STM6520 has two combined delayed Smart Reset™ inputs (SR0
selectable delayed Smart Reset™ setup time (t
) options of 7.5 s and 12.5 s typ.,
SRC
, SR1) with two user-
selected by a dual-state Smart Reset™ DSR input pin. When DSR is connected to ground,
t
= 7.5 s, when connected to VCC, t
SRC
= 12.5 s (typ.). There are two reset outputs, both
SRC
going active simultaneously after both of the Smart Reset™ inputs were held active for the
selected t
delay time. The outputs remain asserted until either or both inputs go to
SRC
inactive logic level (for this device the output reset pulse duration is fully push-button
controlled, meaning neither fixed nor minimum reset pulse width, nor power-on reset pulse
is implemented). The first reset output, RST1
output, RST2, is active-high, push-pull. The device fully operates over a broad V
, is active-low, open-drain; the second reset
range
CC
1.65 to 5.5 V. Below 1.575 V typ. the inputs are ignored and outputs are deasserted; the
deasserted reset output levels are then valid down to 1.0 V.
A dual-state Smart Reset™ input delay selection pin. When
DSRInput
connected to ground, t
t
= 12.5 s (typ.). DSR is a DC-type input, intended to be either
SRC
= 7.5 s; when connected to VCC,
SRC
permanently grounded or permanently connected to V
Positive supply voltage for the device. A 0.1 µF decoupling ceramic
V
CC
Supply voltage
capacitor is recommended to be connected between VCC and VSS
pins.
V
SS
Supply ground Ground
NCNo connect (not bonded; should be connected to V
SS
.
CC
).
6/23Doc ID 15953 Rev 6
STM6520Pin descriptions
3 Pin descriptions
3.1 Power supply (VCC)
This pin is used to provide power to the Smart Reset™ device. A 0.1 µF ceramic decoupling
capacitor is recommended to be connected between the V
STM6520 device as possible.
3.2 Ground (VSS)
This is the ground pin for the device.
3.3 Smart Reset™ inputs (SR0, SR1)
Push-button Smart Reset™ inputs, active-low. Both inputs need to be asserted
simultaneously for at least t
to activate the reset outputs.
SRC
3.4 User-selectable Smart Reset™ delay (DSR)
and VSS pins, as close to the
CC
An input that allows the user to program the setup time (t
buttons need to be pressed to activate the reset outputs. Controlled by different voltage
levels on the DSR pin: when connected to ground, t
t
= 12.5 s (typ.). DSR is a DC-type input, intended to be either permanently grounded or
SRC
permanently connected to V
CC
.
3.5 Reset outputs (RST1, RST2)
RST1 is active-low, open-drain, RST2 active-high, push-pull. Neither fixed nor minimum
output reset pulse duration, nor power-on reset is implemented. Releasing any of the pushbuttons while reset outputs are active, causes both outputs to deassert.
Figure 3.Block diagram
SR0
SR0
SR1
SR1
DSR
DSR
Smart ResetTM
Smart ResetTM
reset logic
reset logic
t
selector
t
selector
SRC
SRC
two-state logic
two-state logic
t
t
SRC
SRC
Oscillator
Oscillator
) for which both the push-
SRC
= 7.5 s, when connected to VCC,
SRC
Output
Output
logic
logic
RST1
RST1
RST2
RST2
AM00436V2
AM00436V2
Doc ID 15953 Rev 67/23
Typical application diagramSTM6520
4 Typical application diagram
Figure 4.RST1 output used for microcontroller reset
V
BAT
C1
0.1 µF
STM6520
(1)
DSR
SR0
SR1RST1
(2)
RST2
Sys_Reset
Reset
Power_on
Powerkey
System ASICMCU
1. DSR pin (pin 5) must be tied to VCC or VSS.
2. When only one Smart Reset™ input is used, connect the unused one permanently to V
Figure 5.RST2 used for interrupting system power
System power
output
V
SYS
C1
0.1 µF
V
BAT
Regulator
EN
STM6520
(1)
DSR
SR0
SR1RST1
(2)
RST2
Sys_Reset
Power_on
Powerkey
System ASICMCU
SS
AM00440c
.
V
SYS
AM00439c
1. DSR pin (pin 5) must be tied to VCC or VSS.
2. When only one Smart Reset™ input is used, connect the unused one permanently to V
8/23Doc ID 15953 Rev 6
SS
.
STM6520Typical application diagram
Figure 6.Timing waveforms
1.65 V
1.0 V
V
BAT
SR0
immunity
SR1
RST1
RST2
Figure 7.Undervoltage condition
5 V
0 V
5 V
Glitch
Start
timer
N seconds
t
SRC
End
timer
controlled output
1.65 V
1.0 V
Push-button
AM00437
0 V
5 V
0 V
5 V
0 V
5 V
0 V
Note:If undervoltage occurs (V
outputs are released and go inactive.
drops below 1.575 V typ.) while reset outputs are active, both
CC
Doc ID 15953 Rev 69/23
Typical operating characteristicsSTM6520
5 Typical operating characteristics
Figure 8.Supply current (ICC) vs. temperature
3
2.5
2
ICC [µA]
1.5
1
0.5
0
–40–20020406080100120140
Figure 9.Smart Reset™ delay (t
9
8.5
8
Temperature [˚C]
5.5 V3.3 V2 V
) vs. temperature, DSR = VSS
SRC
AM00624
t
[s]
SRC
–40–20020406080100120140
7.5
7
6.5
6
Temperature [˚C]
5.5 V3.3 V2 V
10/23Doc ID 15953 Rev 6
AM00625
STM6520Maximum rating
6 Maximum rating
Stressing the device above the rating listed in the “Absolute maximum ratings” table may
cause permanent damage to the device. These are stress ratings only and operation of the
device at these or any other conditions above those indicated in the operating sections of
this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability. Refer also to the STMicroelectronics SURE
Program and other relevant quality documents.
Table 2.Absolute maximum ratings
SymbolParameterValueUnit
T
T
SLD
θ
V
V
STG
Storage temperature (VCC off)–55 to +150°C
(1)
Lead solder temperature for 10 seconds260°C
Thermal resistance (junction to ambient) TDFN8149.0°C/W
JA
Input or output voltage–0.3 to 5.5
IO
Supply voltage–0.3 to 7V
CC
ESD
V
HBM
V
RCDM
V
MM
1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.
2. For RST2 –0.3 to V
Electrostatic discharge protection, human body model,
all pins (JESD22-A114-B level 2)
Electrostatic discharge protection, charged device model,
all pins
Electrostatic discharge protection, machine model, all pins
(JESD22-A115-A level A)
Latch-up (V
pin, reset input pins)EIA/JESD78
CC
+0.3 V only.
CC
2kV
1kV
200V
(2)
V
Doc ID 15953 Rev 611/23
DC and AC parametersSTM6520
7 DC and AC parameters
This section summarizes the operating measurement conditions, and the DC and AC
characteristics of the device. The parameters in the DC and AC characteristics table that
follow, are derived from tests performed under the Measurement Conditions summarized in
Table 3: Operating and measurement conditions. Designers should check that the operating
conditions in their circuit match the operating conditions when relying on the quoted
parameters.
Table 3.Operating and measurement conditions
ParameterValueUnit
V
supply voltage1.65 to 5.5V
CC
Ambient operating temperature (T
Input rise and fall times≤
Input pulse voltages0.2 to 0.8 V
Input and output timing ref. voltages0.3 to 0.7 V
)–30 to +85°C
A
5ns
CC
CC
V
V
Figure 10.AC testing input/output waveforms
0.8 V
CC
0.2 V
CC
0.7 V
0.3 V
CC
CC
AM00478
12/23Doc ID 15953 Rev 6
STM6520DC and AC parameters
Table 4.DC and AC characteristics
SymbolParameterTest conditions
V
CC
I
CC
V
OL
V
OH
I
LO
Smart Reset
t
SRC
V
IL
V
IH
I
LI
1. Valid for ambient operating temperature: TA = –30 to +85 °C; VCC = 1.65 to 5.5 V (except where noted).
2. Typical value is at 25 °C and V
3. Reset outputs are deasserted below 1.575 V typ. and remain deasserted down to V
4. Input glitch immunity is equal to t
Supply voltage rangeOperating voltage
= 3.0 V, t
V
CC
V
= 5.0 V, t
Supply voltage
Reset output voltage low
Reset output voltage high,
RST2
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
V
CC
= 3.0 V, t
= 5.0 V, t
≥
≥
≥
≥
≥
≥
Output leakage current, RST1 Open-drain, V
™
Smart Reset™ delay
DSR = V
DSR = V
SRC
SRC
SRC
SRC
4.5 V, sinking 3.2 mA0.3V
3.3 V, sinking 2.5 mA0.3V
1.65 V, sinking 1 mA0.3V
4.5 V, I
SOURCE
2.7 V, I
SOURCE
1.65 V, I
RST1
SS
CC
SR0, SR1 input voltage low
(1)
(3)
counter is inactive1.52.5µA
counter is inactive2.03.0µA
counter is active3.5µA
counter is active4.7µA
= 0.8 mA0.8 V
= 0.5 mA0.8 V
SOURCE
= 0.25 mA0.8 V
= 5.5 V–0.10.1µA
Min.Typ.
1.655.5V
CC
CC
CC
67.59s
1012.515s
V
SS
– 0.3
SR0, SR1 input voltage high 0.855.5V
Input leakage current (SR0,
SR1
, DSR pins)
Input glitch immunity
(4)
= 3.3 V unless otherwise noted.
CC
(when both SR inputs are low), otherwise infinite.
SRC
Corresponds to the actual t
SRC
–11µA
= 1 V.
CC
t
SRC
(2)
Max. Units
0.3V
V
V
V
s
Doc ID 15953 Rev 613/23
Package mechanical dataSTM6520
8 Package mechanical data
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK
®
packages, depending on their level of environmental compliance. ECOPACK®
®
is an ST trademark.
Figure 11.TDFN - 8-lead, 2 x 2 mm package outline
PIN 1 INDEX AREA
0.10 C
0.10
C
A
0.08 C
PIN 1 INDEX AREA
D
2x
0.10 C
2x
TOP VIEW
SIDE VIEW
e
1
A
B
E
C
A1
SEATING
PLANE
b
4
0.10C A B
Pin#1 ID
8
BOTTOM VIEW
14/23Doc ID 15953 Rev 6
L
5
8070540_A
STM6520Package mechanical data
Table 5.TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm package mechanical data
Dimension (mm)Dimension (inches)
Symbol
Min.Nom.Max.Min.Nom.Max.
A0.700.750.800.0280.0300.031
A10.000.020.050.0000.0010.002
b0.150.200.250.0060.0080.010
D
BSC
E
BSC
1.92.002.10.0750.0790.083
1.92.002.10.0750.0790.083
e0.500.020
L0.450.550.650.0180.0220.026
Doc ID 15953 Rev 615/23
Package footprintSTM6520
9 Package footprint
Figure 12.Landing pattern - TDFN – 8-lead 2 x 2 mm without thermal pad
D
P
E1E
L
b
Table 6.Parameter for landing pattern - TDFN – 8-lead 2 x 2 mm package
2All dimensions are in mm, unless otherwise noted.
User direction of feed
AM00442
Doc ID 15953 Rev 619/23
Ordering informationSTM6520
11 Ordering information
Table 9.Ordering information scheme
Example:STM6520 AQRRDG9F
Device type
STM6520
Reset (V
monitoring threshold) voltage V
CC
A = no VCC monitoring feature
Smart Reset™ setup delay (t
SRC
)
Q = 7.5 or 12.5 s typ., user-selected (two-state);
input comparator on SR0
, SR1, no input pull-ups
Outputs type
R = RST1
Reset pulse timeout period (t
R = push-button controlled (no defined t
active-low, open-drain, no pull-up; RST2 active-high, push-pull
)
REC
, no power-on reset)
REC
Package
DG = TDFN8 2 x 2 x 0.75 mm, 0.5 mm pitch
Temperature range
9 = –30 °C to +85 °C
RST
Shipping method
F = ECOPACK
®
package, tape and reel
For other options, voltage threshold values etc. or for more information on any aspect of this
device, please contact the ST sales office nearest you.
20/23Doc ID 15953 Rev 6
STM6520Package marking information
12 Package marking information
Table 10.Package marking
Part numberPackageTopmark
STM6520AQRRDG9FTDFN8 2 x 2 x 0.75 mm, 0.5 mm pitchDRM
STM6520AQRRDG9FTDFN8 2 x 2 x 0.75 mm, 0.5 mm pitchERM
Figure 17. Package marking area, top view
A
BC
E
D
Topmark
A = dot (pin 1 reference)
B = assembly plant (P)
C = assembly year (Y, 0-9): 9 = 2009 etc.
D = assembly work week (WW, 01 to 52): 20 = WW20 etc.
E = marking area (topmark)
20-Jan-20103Updated Section 1: Description, Ta b l e 1 .
06-May-20104Updated title, Features, Applications, Ta b l e 5 .
31-May-20105
Ta ble 1 , Figure 4, Figure 5, Tab le 4 , renamed Section 2:
Device overview, added Section 5: Typical operating
characteristics, updated supply voltage range in Ta bl e 4 .
Replaced “smart reset” by “Smart Reset™”, updated
Applications, Section 1, Section 3.1, Section 3.5, Figure 4,
Figure 5, Ta b le 2 , Ta bl e 4 , Ta b l e 6 and Tab le 1 0.
06-Jan-20116Updated I
- supply voltage in Ta b l e 4 .
CC
22/23Doc ID 15953 Rev 6
STM6520
y
Please Read Carefully:
Informatio n in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at an
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.