STA335ML
2-channel microless high-efficiency digital audio system Sound Terminal®
Features
■Wide supply voltage range (5.0 V to 26 V)
■PowerSSO-36 exposed pad down package
■2 channels of 24-bit DDX®
■100-dB SNR and dynamic range
■Selectable 32 kHz to 48 kHz input sample rates
■Automatic zero-detect mute
■Automatic invalid input detect mute
■2-channel I2S input data interface
■Selectable clock input ratio (256 or 364 * fs)
■Max power correction for lower full power
■96-kHz internal processing sample rate, 24-bit precision
■Thermal overload and short-circuit protection embedded
■Filterless configuration capability
Applications
■LCDs
■DVDs
■Cradles
■Digital speakers
■Wireless speaker cradles
PowerSSO-36
with exposed pad down (EPD)
Description
The STA335ML is a single die embedding digital audio processing and high-efficiency power amplification, capable of operating without the aid of an external microcontroller.
The STA335ML is part of the Sound Terminal® family that provides full digital audio streaming to the speakers and offers cost effectiveness, low power dissipation and sound enrichment.
The STA335ML combines a unique 24-bit DDX® digital class-D ternary modulator together with an extremely low RdsON stereo power DMOS stage. The latter is capable of a total output power of
2 x 20 W with outstanding performance in terms of efficiency (>90 %), THD, SNR and EMI.
The microless feature allows its use in low-cost applications (cradle, digital speakers, audio terminals) where no microcontroller is needed.
The serial audio data interface accepts the universally used I2S format. Basic features, such as oversampling clock, gain, I2S format can be set using a minimal number of selection pins.
The STA335ML is self-protected against thermal overload, overcurrent, short-circuit and overvoltage conditions.
The fault condition is also signalled on an external pin (INT_LINE) for specific requirements.
Table 1. |
Device summary |
|
|
|
Order code |
Package |
Packaging |
|
|
|
|
STA335MLJ |
|
PowerSSO-36 EPD |
Tube |
|
|
|
|
STA335MLJ13TR |
PowerSSO-36 EPD |
Tape and reel |
|
|
|
|
|
July 2011 |
|
Doc ID 17638 Rev 4 |
1/20 |
|
|
|
|
|
|
|
www.st.com |
STA335ML
Contents
1 |
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
. 3 |
|
2 |
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
4 |
|
3 |
Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
6 |
|
|
3.1 |
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
6 |
|
3.2 |
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
6 |
|
3.3 |
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
6 |
|
3.4 |
Electrical specifications - digital section . . . . . . . . . . . . . . . . . . . . . . . . . . . |
7 |
|
3.5 |
Electrical specifications - power section . . . . . . . . . . . . . . . . . . . . . . . . . . . |
7 |
|
3.6 |
Power-on sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
9 |
|
3.7 |
Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
9 |
4 |
Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
10 |
|
|
4.1 |
Serial audio interface protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
10 |
|
4.2 |
Fault-detect recovery bypass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
4.3 |
Zero-detect mute enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
4.4 |
Fade-in/out feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
4.5 |
Oversampling selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
4.6 |
Gain selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
|
4.7 |
Power-down function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
11 |
5 |
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
12 |
|
|
5.1 |
Applications schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
12 |
|
5.2 |
Internal voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
12 |
|
5.3 |
PLL filter schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
12 |
|
5.4 |
Typical output configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
14 |
6 |
Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
16 |
|
7 |
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
17 |
|
8 |
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . |
19 |
2/20 |
Doc ID 17638 Rev 4 |
STA335ML |
Block diagram |
|
|
|
|
Protection |
|
I2S |
|
current/thermal |
|
|
|
Channel |
|
interface |
|
|
|
|
|
1A |
|
|
|
|
|
|
|
|
Channel |
|
Power |
Logic |
1B |
Volume |
control |
|
|
control |
DDX |
|
|
|
|
|
|
|
|
|
Channel |
|
|
|
2A |
|
|
Regulators |
|
PLL |
|
|
Channel |
|
|
2B |
|
|
|
|
|
|
|
Bias |
|
Doc ID 17638 Rev 4 |
3/20 |
Pin description |
STA335ML |
|
|
GND_SUB |
|
1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
36 |
|
VDD_DIG |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
FMT |
|
2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
35 |
|
GND_DIG |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
TEST_MODE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
34 |
|
GAIN |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
VSS_REG |
|
4 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
33 |
|
ONSEL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
VCC_REG |
|
5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
32 |
|
INT_LINE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
OUT2B |
|
6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
31 |
|
RESET |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
GND2 |
|
7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
30 |
|
SDI |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
VCC2 |
|
8 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
29 |
|
LRCKI |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
OUT2A |
|
9 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
BICKI |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
28 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
OUT1B |
|
10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
XTI |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
27 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
VCC1 |
|
11 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
GND_PLL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
26 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
GND1 |
|
12 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
25 |
|
FILTER_PLL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
OUT1A |
|
13 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
24 |
|
VDD_PLL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
GND_REG |
|
14 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
23 |
|
PWRDN |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
VDD_REG |
|
15 |
EP, exposed |
|
pad |
|
|
|
22 |
|
GND_DIG |
||||||||
|
|
||||||||||||||||||
|
(device ground) |
|
|||||||||||||||||
CONFIG |
|
16 |
21 |
|
VDD_DIG |
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
N.C. |
|
17 |
|
|
|
|
|
|
|
|
|
|
|
|
|
20 |
|
N.C. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
N.C. |
|
18 |
|
|
|
|
|
|
|
|
|
|
|
|
|
19 |
|
N.C. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Table 2. |
Pin description |
|
|
Pin |
Name |
Type |
Description |
|
|
|
|
1 |
GND_SUB |
Gnd |
Substrate ground |
|
|
|
|
|
|
|
Serial format: |
2 |
FMT |
In |
0: I2S format |
|
|
|
1: left justified |
|
|
|
|
3 |
TEST_MODE |
In |
This pin must be connected to GROUND |
|
|
|
|
4 |
VSS_REG |
Analog |
Internal reference at VCC - 3.3 V |
5 |
VCC_REG |
Analog |
Internal VCC reference |
6 |
OUT2B |
Out |
Output half-bridge 2B |
|
|
|
|
7 |
GND2 |
Gnd |
Power negative supply |
|
|
|
|
8 |
VCC2 |
Power |
Power positive supply |
|
|
|
|
9 |
OUT2A |
Out |
Output half-bridge 2A |
|
|
|
|
10 |
OUT1B |
Out |
Output half-bridge 1B |
|
|
|
|
4/20 |
Doc ID 17638 Rev 4 |
STA335ML |
|
|
|
Pin description |
|
|
|
|
|
|
|
|
Table 2. |
Pin description |
(continued) |
|
|
|
|
|
|
|
|
|
Pin |
Name |
|
Type |
Description |
|
|
|
|
|
|
|
11 |
VCC1 |
|
Power |
Power positive supply |
|
|
|
|
|
|
|
12 |
GND1 |
|
Gnd |
Power negative supply |
|
|
|
|
|
|
|
13 |
OUT1A |
|
Out |
Output half-bridge 1A |
|
|
|
|
|
|
|
14 |
GND_REG |
|
Analog |
Internal ground reference |
|
|
|
|
|
|
|
15 |
VDD_REG |
|
Analog |
Internal 3.3-V reference voltage |
|
|
|
|
|
|
|
16 |
CONFIG |
|
In |
Configuration mode, must be connected to ground |
|
|
|
|
|
|
|
17 |
N.C. |
|
- |
No internal connection |
|
|
|
|
|
|
|
18 |
N.C. |
|
- |
No internal connection |
|
|
|
|
|
|
|
19 |
N.C. |
|
- |
No internal connection |
|
|
|
|
|
|
|
20 |
N.C. |
|
- |
No internal connection |
|
|
|
|
|
|
|
21 |
VDD_DIG |
|
Power |
Positive supply digital |
|
|
|
|
|
|
|
22 |
GND_DIG |
|
Gnd |
Digital ground |
|
|
|
|
|
|
|
|
|
|
|
Power down: |
|
23 |
PWRDN |
|
In |
0: low-power mode |
|
|
|
|
|
1: normal operation |
|
|
|
|
|
|
|
24 |
VDD_PLL |
|
Power |
Positive supply for PLL |
|
|
|
|
|
|
|
25 |
FILTER_PLL |
|
In |
Connection to PLL filter |
|
|
|
|
|
|
|
26 |
GND_PLL |
|
Gnd |
Negative supply for PLL |
|
|
|
|
|
|
|
27 |
XTI |
|
In |
PLL input clock, 256 * fs or 384 * fs |
|
|
|
|
|
|
|
28 |
BICKI |
|
In |
I2S serial clock |
|
29 |
LRCKI |
|
In |
I2S left/right clock |
|
30 |
SDI |
|
In |
I2S serial data channel |
|
31 |
RESET |
|
In |
Reset |
|
|
|
|
|
|
|
32 |
INT_LINE |
|
Out |
Fault interrupt |
|
|
|
|
|
|
|
|
|
|
|
Oversampling selector: |
|
33 |
ONSEL |
|
In |
0: 256 * fs |
|
|
|
|
|
1: 384 * fs |
|
|
|
|
|
|
|
|
|
|
|
Gain selector: |
|
34 |
GAIN |
|
In |
0: 0 dBFs |
|
|
|
|
|
1: 24 dBFs |
|
|
|
|
|
|
|
35 |
GND_DIG |
|
Gnd |
Digital ground |
|
|
|
|
|
|
|
36 |
VDD_DIG |
|
Power |
Digital supply |
|
|
|
|
|
|
|
- |
EP |
|
- |
Exposed pad for PCB heatsink, to be connected to |
|
|
ground plane |
|||
|
|
|
|
|
|
|
|
|
|
|
|
Doc ID 17638 Rev 4 |
5/20 |
Electrical specifications |
STA335ML |
|
|
3.1Absolute maximum ratings
Table 3. |
Absolute maximum ratings |
|
|
|
|
|
Symbol |
Parameter |
Min |
|
Typ |
Max |
Unit |
|
|
|
|
|
|
|
VCC |
Power supply voltage (pins VCC1, VCC2) |
- |
- |
|
30 |
V |
VL |
Logic input interface |
-0.3 |
- |
|
4 |
V |
VDD |
Digital supply (pin VDD_DIG) |
- |
- |
|
4 |
V |
Top |
Operating junction temperature |
-20 |
- |
|
150 |
°C |
Tstg |
Storage temperature |
-40 |
- |
|
150 |
°C |
3.2Thermal data
Table 4. |
Thermal data |
|
|
|
|
Symbol |
Parameter |
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
RTh(j-case) |
Thermal resistance junction to case (thermal pad) |
- |
1.5 |
2 |
°C/W |
Tsd |
Thermal shutdown junction temperature |
140 |
- |
150 |
°C |
Thsd |
Thermal shutdown hysteresis |
18 |
20 |
22 |
°C |
Tw |
Thermal warning temperature |
120 |
130 |
140 |
°C |
3.3Recommended operating conditions
Table 5. |
Recommended operating conditions |
|
|
|
|
Symbol |
Parameter |
Min |
Typ |
Max |
Unit |
|
|
|
|
|
|
VCC |
Power supply voltage (pins VCC1, VCC2) |
5 |
- |
26 |
V |
VL |
Logic input interface |
2.7 |
3.3 |
3.6 |
V |
VDD |
Digital supply (pin VDD_DIG) |
2.7 |
3.3 |
3.6 |
V |
Tamb |
Ambient temperature |
-20 |
- |
70 |
°C |
6/20 |
Doc ID 17638 Rev 4 |