How it Works
ST
Loading...
ST8024L
User Manual
35 pgs721.71 Kb0
Table of contents
Loading...

ST ST8024L User Manual

ST8024L
Smartcard interface
Datasheet − production data
Features
■ Designed to be compatible with the NDS
■ ISO 7816, GSM11.11 and EMV 4.2 (payment
systems) compatible
■ IC card interface
■ 3 V or 5 V supply for the ST8024L device (V
■ Three specifically protected half-duplex
bi-directional buffered I/O lines to card contacts C4, C7 and C8
■ Step-up converter for V
generation
CC
separately powered by a 5 V ± 20% supply (V
and PGND)
DDP
■ 1.8 V ± 6.5%, 3 V or 5 V ± 5% regulated card
supply voltage (V
) with appropriate
CC
DD
)
■ Enhanced ESD protection on card side (>6 kV)
■ 26 MHz integrated crystal oscillator
■ Built-in debounce on card presence contacts
■ One multiplexed status signal OFF
■ Non-inverted control of RST via pin RSTIN
■ Clock generation for cards up to 20 MHz
decoupling has the following capabilities: –I
< 80 mA at V
CC
– Handles current spikes of 40 nA up
= 4.75 to 6.5 V
DDP
■ Supply supervisor for spike-killing during
to 20 MHz – Controls rise and fall times – Filtered overload detection at ~120 mA
■ Thermal and short-circuit protection on all card
contacts
■ Automatic activation and deactivation
sequences; initiated by software or by hardware in the event of a short-circuit, card take-off, overheating, V
DD
or V
DDP
dropout

Table 1. Device summary

Order code
ST8024LCDR
ST8024LCTR
ST8024LACDR
PORADJ/
1.8 V function
(1)
(1)
PORADJ –25 to 85 °C SO-28 (tape and reel) 1000 parts per reel ST8024LC
PORADJ –25 to 85 °C TSSOP-28 (tape and reel) 2500 parts per reel ST8024LC
(1)
1.8 V –25 to 85 °C SO-28 (tape and reel) 1000 parts per reel ST8024LAC
ST8024LTR 1.8 V –25 to 85 °C TSSOP-20 (tape and reel) 2500 parts per reel ST8024L
ST8024LACTR
1. Certified by NDS.
(1)
1.8 V –25 to 85 °C TSSOP-28 (tape and reel) 2500 parts per reel ST8024LAC
Temperature
range
Applications
■ Smartcard readers for set-top boxes
■ IC card readers for banking
■ Identification, pay TV
SO-28
TSSOP-20
TSSOP-28
(divided by 1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals) with synchronous frequency changes
power-on and power-off and power-on reset (threshold fixed internally or externally by a resistor divider)
Package Packaging
Package
top mark
May 2012 Doc ID 17709 Rev 5 1/35
This is information on a product in full production.
www.st.com
1
Contents ST8024L
Contents
1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
5 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6.1 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6.2 Voltage supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6.2.1 Without external divider on pin PORADJ . . . . . . . . . . . . . . . . . . . . . . . . 18
6.2.2 With an external divider on pin PORADJ . . . . . . . . . . . . . . . . . . . . . . . . 19
6.2.3 Application examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6.3 Clock circuitry (only on SO-28 and TSSOP-28 packages) . . . . . . . . . . . . 20
6.4 I/O transceivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
6.5 Inactive mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
6.6 Activation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
6.7 Active mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
6.8 Deactivation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
6.9 V
6.10 Fault detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
6.11 V
generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
CC
selection settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
CC
7 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
8 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2/35 Doc ID 17709 Rev 5
ST8024L List of tables
List of tables
Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 2. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 4. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 5. Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Table 6. Electrical characteristics over recommended operating condition . . . . . . . . . . . . . . . . . . . 10
Table 7. Step-up converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 8. Card supply voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Table 9. Crystal connection (pins XTAL1 and XTAL2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 10. Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC, and AUX2UC) . . . . . . . . . . . . . . . . . 12
Table 11. Data lines to card reader (pins I/O, AUX1, and AUX2 with integrated 11 kΩ
pull-up resistor to V
Table 12. Data lines to microcontroller (pins I/OUC, AUX1UC, and AUX2UC with integrated
11 kΩ pull-up resistor to V
Table 13. Internal oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 14. Reset output to card reader (pin RST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 15. Clock output to card reader (pin CLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 16. Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC
and PORADJ/1.8V). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 17. Card presence inputs (pins PRES and PRES Table 18. Interrupt output (pin OFF NMOS drain with integrated 20 kΩ pull-up resistor to V
Table 19. Protection and limitation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 20. Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 21. Clock frequency selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Table 22. Card presence indicator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Table 23. V
selection settings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
CC
Table 24. SO-28 small outline, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 25. TSSOP-20 package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 26. TSSOP-28 package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 27. SO-28 tape and reel mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 28. TSSOP-20 tape and reel mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 29. TSSOP-28 tape and reel mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 30. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
CC
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
DD
, RSTIN, 5V/3V
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
) . . . . 16
DD
Doc ID 17709 Rev 5 3/35
List of figures ST8024L
List of figures
Figure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 2. Pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 3. Definition of output and input transition times. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 4. Voltage supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 5. Activation sequence using RSTIN and CMDVCC Figure 6. Activation sequence at t
Figure 7. Deactivation sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 8. Behavior of OFF
Figure 9. Emergency deactivation sequence (card extraction) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 10. Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 11. SO-28 small outline, package mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 12. TSSOP-20 package mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 13. TSSOP-28 package mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 14. SO-28 tape and reel schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 15. TSSOP-20 tape and reel schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 16. TSSOP-28 tape and reel schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
, CMDVCC, PRES, and VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
4/35 Doc ID 17709 Rev 5
ST8024L Description

1 Description

The ST8024L is a complete low-cost analog interface for asynchronous Class A, B, and C smartcards. It can be placed between the card and the microcontroller with few external components to perform all supply protection and control functions. The ST8024LCDR and ST8024LCTR are compatible with the ST8024 (with the exception of V
th(ext)rise/fall
value).
Doc ID 17709 Rev 5 5/35
Diagram ST8024L

2 Diagram

Figure 1. Block diagram

6
6
$$
2
0/2!$*6
2
$$0
6
$$
N&

,9
3500
).4%2.!,




2%&%2%.#%
6/,4!'%3%.3%
6
REF
!,!2-
N& N&

).4%2.!,/3#),,!4/2
0/7%2?/.
0'.$
#n
34%050#/.6%
-(Z
#,+50
%.
24%2
#
6
50
N&
234).
#-$6##
66
6
#,+$)6
#,+$)6
84!,
84!,
!585#
!585#
)/5#
/&&





6
$$





#,/#+
#)2#5)4
/3#),,!4/2
(/23%1
29
#,+
3%15%.#%2
%.
%.
06
%.
%.
4(%2-!,
02/4%#4)/.
6
##
##
'%.%2
!4/ 2
234
"5&&%2
#,/#+
"5&&%2
6
##





N&
#'.$
234
#,+
02%3
02%3

34,





)/
42!.3#%)6%2
)/
42!.3#%)6%2
)/
42!.3#%)6%2



!58
!58
)/



'.$
1. To be used with the PORADJ pin if needed.
2. Not available in the TSSOP-20L package.
3. ST8024LCDR, ST8024LCTR.
4. ST8024LACDR, ST8024LACTR, ST8024LTR.
6/35 Doc ID 17709 Rev 5
#36
ST8024L Pin configuration

3 Pin configuration

Figure 2. Pin connections

Table 2. Pin description

Symbol Name and function
CLKDIV1
CLKDIV2
Control of CLK frequency (internal 11 kΩ
pull-up resistor connected to VDD)
Control of CLK frequency (internal 11 kΩ
pull-down resistor connected to GND)
SO-28/
TSSOP-28
1N. A.
2N. A.
5 V or 3 V VCC selection for communication with the smartcard. Logic high
5V/3V
selects 5 V operation and logic low selects 3 V operation (for ST8024LACDR, ST8024LACTR, and ST8024LTR: if the 1.8V pin is logic high, the 5V/3 a “don't care”). See Ta bl e 2 3 for a description of the V
selection settings.
CC
V pin is
31
PGND Power ground for step-up converter 4 2
C1+ External capacitor step-up converter 5 3
V
DDP
Power supply for step-up converter 6 4
C1– External capacitor step-up converter 7 5
V
PRES
Output of step-up converter 8 6
UP
Card presence input (active low) - bonding option 9 N. A.
PRES Card presence input (active high) 10 7
I/O
Data line to and from card (C7) (internal 11 kΩ
pull-up resistor connected to VCC)
11 8
TSSOP-20
Doc ID 17709 Rev 5 7/35
Pin configuration ST8024L
Table 2. Pin description (continued)
Symbol Name and function
AUX2
Auxiliary line to and from card (C8) (internal 11 kΩ
pull-up resistor connected to VCC)
AUX1 Auxiliary line to and from card (C4) (internal 11 kΩ pull-up resistor to V
)13N. A
CC
SO-28/
TSSOP-28
12 N. A.
TSSOP-20
CGND Ground for card signal (C5) 14 9
CLK Clock to card (C3) 15 10
RST Card reset (C2) 16 11
V
Supply voltage for the card (C1) 17 12
CC
PORADJ Power-on reset threshold adjustment input (ST8024LCDR, ST8024LCTR)
operation selection. Logic high selects 1.8 V operation and
CC
V pin. With an internal 11 kΩ pull-down
18
1.8V
1.8 V V overrides any setting on the 5V/3 resistor to GND. (ST8024LACDR, ST8024LACTR and ST8024LTR)
CMDVCC
Start activation sequence input (active low) 19 14
RSTIN Card reset input from MCU 20 15
V
Supply voltage 21 16
DD
GND Ground 22 17
OFF
Interrupt to MCU (active low) 23 18
XTAL1 Crystal or external clock input 24 19
N. A.
13
XTAL2 Crystal connection (leave this pin open if external clock is used) 25 N.A
I/OUC MCU data I/O line (internal 11 kΩ
AUX1UC Non-inverting receiver input (internal 11 kΩ
AUX2UC Non-inverting receiver input (internal 11 kΩ
pull-up resistor connected to VDD)2620
pull-up resistor connected to VDD)27 N. A.
pull-up resistor connected to VDD)28 N. A.
8/35 Doc ID 17709 Rev 5
ST8024L Maximum ratings

4 Maximum ratings

Table 3. Absolute maximum ratings

(1)
Symbol Parameter Min. Max. Unit
V
DD, VDDP
Supply voltage -0.3 7 V
Voltage on pins XTAL1, XTAL2, 5V/3V, RSTIN, AUX2UC, AUX1UC,
V
I/OUC, CLKDIV1, CLKDIV2, PORADJ/1.8V, CMDVCC
n1
, PRES,
-0.3 VDD + 0.3 V
PRES, and OFF
V
V
ESD1 MIL-STD-883 class 3 on card contact pins, PRES
ESD2 MIL-STD-883 class 2 on µC contact pins and RSTIN
T
J(MAX)
T
STG
1. Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
2. All card contacts are protected against any short with any other card contact.
3. Method 3015 (HBM, 1500 Ω, 100 pF) 3 positive pulses and 3 negative pulses on each pin referenced to ground.

Table 4. Thermal data

Symbol Parameter Condition SO-28
Voltage on card contact pins I/O, RST, AUX1, AUX2, and CLK -0.3 VCC + 0.3 V
n2
Voltage on pins VUP, C1+, and C1– 7 V
n3
and PRES
(2), (3)
(2), (3)
-6 6 kV
-2 2 kV
Maximum operating junction temperature 150 °C
Storage temperature range -40 150 °C
TSSOP-20
TSSOP-28
Unit
R
thJA

Table 5. Recommended operating conditions

Thermal resistance junction-ambient temperature
Multilayer test board
(JEDEC standard)
56 50 °C/W
Symbol Parameter Test conditions Min. Typ. Max. Unit
T
Temperature range –25 85 °C
A
Doc ID 17709 Rev 5 9/35
Electrical characteristics ST8024L

5 Electrical characteristics

Table 6. Electrical characteristics over recommended operating condition

Symbol Parameter
V
DD
V
DDP
(1)
Test conditions Min. Typ. Max. Unit
Supply voltage 2.7 6.5 V
V
= 5 V; |ICC| < 80 mA 4.0 5 6.5
CC
V
= 3 V; |ICC| < 65 mA 4.0 5 6.5 Supply voltage for the step-up converter
CC
V
= 5 V; |ICC| < 20 mA 3.0 6.5
CC
V
= 3 V; |ICC| < 20 mA 2.7 6.5
CC
= 1.8 V; |ICC| < 20 mA 2.7 6.5
V
CC
Card inactive 1.2
I
DD
Supply current
Card active; f
CLK
= f
; CL = 30 pF 1.5
XTAL
Inactive mode 0.1
I
DDP
V
th2
V
HYS2
V
th(ext)rise
V
th(ext)fall
V
HYS(ext)
Step-up converter supply current
Falling threshold voltage on V
DD
Hysteresis of threshold voltage V
th2
External rising threshold voltage at pin PORADJ
External falling threshold voltage at pin PORADJ
Hysteresis of threshold voltage V
th(ext)
Active mode; f
| = 0
|I
CC
V
= 5 V; |ICC| = 80 mA 50 200
CC
V
= 3 V; |ICC| = 65 mA 50 100
CC
= 1.8 V; |ICC| = 45 mA 30 60
V
CC
No external resistors at pin PORADJ; V
level falling. See Figure 4.
DD
No external resistors at pin PORADJ. See Figure 4.
External resistor divider at pin PORADJ; V
level rising. See Section 6.2.2.
DD
External resistor divider at pin PORADJ; V
level falling. See Section 6.2.2.
DD
External resistor divider at pin PORADJ. See Section 6.2.2.
CLK
= f
XTAL
; CL = 30 pF;
2.35 2.45 2.55 V
50 100 150 mV
1.17 1.20 1.23 V
1.11 1.14 1.17 V
30 60 90 mV
Hysteresis of threshold
ΔV
HYS(ext)
voltage V
th(ext)
variation
External resistor divider at pin PORADJ 0.25 mV/K
with temperature
V
mA
10
mA
t
Width of internal power-
W
on reset pulse
PORADJ
External resistor divider at pin PORADJ 8 16 24
No external resistor divider at pin
I
P
TOT
1. VDD = 3.3 V, V
Leakage current on pin
L
PORADJ
Total power dissipation Continuous operation; TA = –25 to 85 °C 0.56 W
DDP
= 5 V, f
V
V
= 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C.
XTAL
< 0.5 V –0.1 4 10
PORADJ
> 1.0 V –1 1
PORADJ
10/35 Doc ID 17709 Rev 5
4812
ms
µA
ST8024L Electrical characteristics

Table 7. Step-up converter

Symbol Parameter
f
CLK
V
th(vd-vf)
(1)
Test conditions Min. Typ. Max. Unit
Clock frequency Card active 2.2 3.2 MHz
Threshold voltage for
5 V card 5.2 5.8 6.2 step-up converter to change to voltage follower
1.8 V card 3.8 4.1 4.4
5 V card 5.2 5.7 6.2
V
Output voltage on pin
UP
V
(average value)
UP
1.8 V card 3.5 3.9 4.3
1. VDD = 3.3 V, V

Table 8. Card supply voltage characteristics

Symbol Parameter
C
VCC
= 5 V, f
DDP
= 10 MHz, unless otherwise noted. Typical values are at TA = 25 °C.
XTAL
(1)
External capacitance on pin V
CC
(2)
See
Card inactive; |I
Card inactive; |I
Card active; |I
Card active; |I
Card active; |I
Test conditions Min. Typ. Max. Unit
CC
CC
| < 80 mA 5 V card 4.75 5 5.25
CC
| < 65 mA 3 V card 2.85 3 3.15
CC
| < 45 mA 1.8 V card 1.68 1.8 1.92
CC
Card active; single current
Card supply voltage
V
CC
(including ripple voltage)
Card active; single current pulse I
pulse I
= –100 mA; tp = 2 µs
P
= –100 mA; tp = 2 µs
P
Card active; single current pulse I
= –100 mA; tp = 2 µs
P
Card active; current pulses, Q
= 40 nAs
P
| = 0 mA
| = 1 mA
80 400 nF
5 V, 3 V and
1.8 V card
5 V, 3 V and
1.8 V card
-0.1 0 0.1
-0.1 0 0.3
5 V card 4.65 5 5.25
3 V card 2.76 3 3.20
1.8 V card 1.62 1.8 1.98
5 V card 4.65 5 5.25
3 V card 2.76 3 3.20
1.8 V card 1.62 1.8 1.98
V3 V card 3.8 4.1 4.4
V3 V card 3.5 3.9 4.3
V
V
CC
(RIPPLE)
(P-P)
Ripple voltage on V
(peak-to-peak
CC
value)
Card active; current pulses Q
= 40 nAs with
P
|I
| < 200 mA, tp < 400 ns
CC
f
= 20 kHz to 200 MHz 350 mV
RIPPLE
5 V card 4.65 5 5.25
3 V card 2.76 3 3.20
1.8 V card 1.62 1.8 1.98
Doc ID 17709 Rev 5 11/35
Loading...
+ 24 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use