ST ST33TPM12LPC User Manual

ST33TPM12LPC
TSSOP28
VQFN32
Trusted Platform Module with
LPC interface based on 32-bit ARM® SecurCore® SC300™ CPU
Data brief
Features
Single-chip Trusted Platform Module (TPM)
Compliant with Trusted Computing Group
(TCG) Trusted Platform Module (TPM) Main specifications 1.2, Level 2, Revision 116
Compliant with TCG PC Client Specific TPM
Interface Specifications 1.21
Targeting security certification based on
certified TPM Protection Profile (Revision 116) with Evaluation Assurance Level (EAL) 4+
33-MHz Low Pin Count (LPC) interface V1.1
Provisioned with Endorsement key and
Endorsement Key certificate
Support of clock suspension for power saving
mode
Support of Field Upgrade and Dictionary Attack
protection
Monotonic counter endurance guaranteed for
7 years
Support of software and hardware physical
presence
Hardware features
ARM® SecurCore® SC300™ 32-bit RISC core
Highly reliable CMOS EEPROM submicron
technology – 30-year data retention at 25° C – 500,000 Erase/Write cycles endurance
typical at 25° C
Temperature range: 0°C to +70°C
ESD protection up to 4 kV (HBM)
3.3 V supply voltage range
28-lead thin shrink small outline and 32-lead
very thin fine pitch quad flat pack ECOPACK® packages
Security features
Active shield and environmental sensors
Memory protection unit (MPU)
Monitoring of environmental parameters
(power and clock)
Hardware and software protection against fault
injection
AIS-31 Class P2 compliant true random
number generator (TRNG)
Cryptographic algorithms:
– RSA key generation from 512 to 2048 with
a 2-byte step – RSA signature and encryption – SHA-1 and SHA-256 – AES-128 in CTR mode
Performance and resource features
SHA1 computation for 64-byte block: 155 µs
Signature with a 2048-bit key: 150 ms
Signature with a 1024-bit key: 30 ms
NV storage allocated space: 4 Kbytes (1.2 Kbytes used by EK certificate)
Supported 2048-bit key slots:
– up to 10 key slots (without EK and SRK) – 1 key slot in volatile memory for high
frequency loading use case
a. Typical value with clock configuration in secure mode
without communication time.
(a)
(a)
(a)
December 2011 Doc ID 022203 Rev 2 1/11
For further information contact your local STMicroelectronics sales office.
www.st.com
11
Description ST33TPM12LPC

1 Description

The ST33TPM12LPC is a cost-effective and high performance Trusted Platform Module (TPM).
This device implements the functions defined by the Trusted Computing Group (www.trustedcomputinggroup.org) in the TCG Trusted Platform Module Specifications version 1.2 Level 2 Revision 116, the TCG PC Client specific TPM interface specifications
1.21 and the PC Client implementation specification for conventional BIOS.
The ST33TPM12LPC is based on a secure MCU hardware platform.
The ST33TPM12LPC is built on a 32-bit ARM® reduced instruction set computing (RISC) processor which provides high cryptographic and general performances. A crypto-processor NESCRYPT is also present to support efficiently all public key cryptographic algorithms.

1.1 Hardware features

The ST33TPM12LPC is based on a smartcard-class secure MCU that incorporates the most recent generation of ARM processors for embedded secure systems. Its SecurCore® SC300™ 32-bit RISC core is built on the Cortex™ M3 core with additional security features to help to protect against advanced forms of attacks.
Cadenced at 30 MHz, the SC300™ core brings great performance and excellent code density thanks to the Thumb®-2 instruction set.
The ST33TPM12LPC offers an LPC (Low Pin Count) communication interface compatible with Low Pin Count interface specification v1.1.
Three general purpose 16-bit timers are available; one configurable as a watchdog. An additional 24-bit timer is available in the CPU cadenced with the CPU clock.
The ST33TPM12LPC features hardware accelerators for advanced cryptographic functions. The EDES peripheral provides a secure DES (Data Encryption Standard) algorithm implementation, while the NESCRYPT crypto-processor efficiently supports the public key algorithm.
The ST33TPM12LPC operates in the 0 to +70°C temperature and 3.3V supply voltage ranges.
In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and device status are available at: www.st.com.
ECOPACK® is an ST trademark.
2/11 Doc ID 022203 Rev 2
ST33TPM12LPC Description

Figure 1. ST33TPM12LPC block diagram

!2-¤
3ECUR#ORE¤
3##05
#ODE$ATA
3IGNATURE
#LOCK
'ENERATOR
-ODULE
-05
2!-
%%02/-
#2#
-ODULE
5SER
2/-
342/-
"OOT
SOFTWARE
342/-
&IREWALL
!("!0")NTERNAL"US
)/"UFFER
4)3%NGINE
,0#
%$%3 !CCEL ERATOR
2!-
4HREE BIT TIMERS
3ECURITY
-ONITOR INGAND #ONTROL
.%3
#2904
2!-
4RUE
2ANDOM
.UMBER
'ENERATOR
,2%3%4
-ULTIPLEXED)/S
,&2!-%
,0#0$
,!$;=
,#,+
3%2)21
00
-36
Doc ID 022203 Rev 2 3/11
Pin and signal description ST33TPM12LPC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
NC
NC
NC
GND
NC
NC
PP
VNC
VNC
VPS
GND
NC
NC NC
LPCPD
SERIRQ
LAD0
NC
VPS
LAD1
LFRAME
LCLK
LAD2
NC
NC
LRESET
GND
LAD3
TSSOP28
1
2
3
4
5 6 7 8
9 1011121314
28 27 26 25
24 23 22 21
20
19
18 17
1615
GND
NC NC
NC
NC
PP VNC VNC
VPS
GND
NCNCNC
LPCPD
SERIRQ
LAD0NCVPS
LAD1 LFRAME LCLK
LAD2
NC
NC
LRESET
GND
LAD3
QFN32
29303132
NC
NC
NC
NC
NC

2 Pin and signal description

2.1 Pinout descriptions

Figure 2. TSSOP28 pinout

Figure 3. QFN32 pinout

4/11 Doc ID 022203 Rev 2
Loading...
+ 7 hidden pages