![](/html/e4/e47f/e47fda727ef7054e2b659b2fbb8b2dc8df0b0bfcceaa943fc1016a696eac2a78/bg1.png)
M74HCT373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUT NON INVERTING
■ HIGH SPEED:
t
= 19ns (TYP.) at VCC = 4.5V
PD
■ LOW POWER DISSIPATION:
I
= 4µA(MAX.) at TA=25°C
CC
■ COMPA TIBLE WITH TTL OUTPUTS :
V
= 2V (MIN.) VIL = 0.8V (MAX)
IH
■ SYMMETRICAL OUTPUT IMPEDANCE:
|I
| = IOL = 6mA (MIN)
OH
■ BALANCED PROPAGATION DELAYS:
t
≅ t
PHL
PLH
■ PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
DESCRIPTION
The M74HCT373 is an high speed CMOS OCTAL
LATCH WITH 3-STATE OUTPUTS fabricated
with sub-micron silicon gate C
2
MOS technology.
This 8-BIT D-Type la tches is controlled by a latch
enable input (LE) and output enable input (OE
).
While the LE in put is held at a high level, the Q
outputs will follow the data input. When the LE is
taken low, the Q outputs will be latched at the logic
level of D input data.
While the OE
input is at low level, the eight outputs
will be in a norm al logic state (high or low logic
TSSOPDIP SOP
ORDER CODES
PACKAGE TUBE T & R
DIP M74HCT373B1R
SOP M74HCT373M1R M74HCT373RM13TR
TSSOP M74HCT373TTR
level) and when OE
is in high level the outputs will
be in a high impedance state.
The 3-State output configuration and the wide
choice of outline make bus organized system
simple.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/11August 2001
![](/html/e4/e47f/e47fda727ef7054e2b659b2fbb8b2dc8df0b0bfcceaa943fc1016a696eac2a78/bg2.png)
M74HCT373
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION
1OE
2, 5, 6, 9, 12,
15, 16, 19
3, 4, 7, 8, 13,
14, 17, 18
11 LE Latch Enable Input
10 GND Ground (0V)
20 V
TRUTH TABLE
INPUTS OUTPUTS
Q0 to Q7 3 State Outputs
D0 to D7 Data Inputs
CC
3 State Output Enable
Input (Active LOW)
Positive Supply Voltage
OE
HXXZ
L L X NO CHANGE (*)
LHLL
LHHH
X: Don’t Care
Z: High Impedance
(*): Q Outputs are latched at the time when the LE input is taken lo w l ogic level.
LE D Q
LOGIC DIAGRAM
2/11
![](/html/e4/e47f/e47fda727ef7054e2b659b2fbb8b2dc8df0b0bfcceaa943fc1016a696eac2a78/bg3.png)
M74HCT373
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
V
I
I
OK
I
I
or I
CC
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
V
T
t
r
Supply Voltage
CC
DC Input Voltage -0.5 to VCC + 0.5
I
DC Output Voltage -0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
O
DC VCC or Ground Current
GND
Power Dissipation
D
Storage Temperature
stg
Lead Temperature (10 sec)
L
°C; derate to 300mW by 10mW/°C from 65°C to 85°C
Supply Voltage
CC
Input Voltage 0 to V
I
Output Voltage 0 to V
O
Operating Temperature
op
, t
Input Rise and Fall Time (VCC = 4.5 to 5.5V)
f
-0.5 to +7 V
± 20 mA
± 20 mA
± 35 mA
± 70 mA
500(*) mW
-65 to +150 °C
300 °C
4.5 to 5.5 V
CC
CC
-55 to 125 °C
0 to 500 ns
V
V
V
V
3/11
![](/html/e4/e47f/e47fda727ef7054e2b659b2fbb8b2dc8df0b0bfcceaa943fc1016a696eac2a78/bg4.png)
M74HCT373
DC SPECIFICATIONS
Symbol Parameter
V
V
V
V
I
I
∆ I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level Output
OH
Voltage
Low Level Output
OL
Voltage
I
Input Leakage
I
Current
High Impedance
OZ
Output Leakage
Current
Quiescent Supply
CC
Current
Additional Worst
CC
Case Supply
Current
Test Condition Value
T
= 25°C
V
CC
(V)
A
Min. Typ. Max. Min. Max. Min. Max.
4.5
to
2.0 2.0 2.0 V
5.5
4.5
to
0.8 0.8 0.8 V
5.5
4.5
4.5
5.5
5.5
5.5
IO=-20 µA
I
=-6.0 mA
O
IO=20 µA
I
=6.0 mA
O
= VCC or GND
V
I
= VIH or V
V
I
VO = VCC or GND
= VCC or GND
V
I
5.5 Per Input pin
= 0.5V or
V
I
V
= 2.4V
I
4.4 4.5 4.4 4.4
4.18 4.31 4.13 4.10
0.0 0.1 0.1 0.1
0.17 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA
IL
± 0.5 ± 5 ± 10 µA
2.0 2.9 3.0 mA
Other Inputs at
V
or GND
CC
I
= 0
O
-40 to 85°C -55 to 125°C
Unit
V
V
44080µA
4/11