– 4.5 V to 36 V input voltage range
– Internal power MOSFET
– Internal +5 V LDO for device supply
– Up to 36 V output voltage
– Constant frequency peak current-mode
control
– 250 kHz to 1 MHz adjustable switching
frequency
– External synchronization for multi-device
application
– Pulse-skip power saving mode at light load
– Programmable soft-start
– Programmable OVP protection
– Stable with ceramic output capacitors
– Thermal shutdown
■ Backlight driver section
– Six rows with 85 mA maximum current
capability (adjustable)
– Rows disable option
– Less than 10 μs minimum dimming on-time
– ±2 % current matching between rows
– LED failure (open and short-circuit)
detection
LED7707
for LCD panels backlight
VFQFPN-24 4x4
Description
The LED7707 consists of a high efficiency
monolithic boost converter and six controlled
current generators (rows) specifically designed to
supply LEDs arrays used in the backlighting of
LCD panels. The device can manage an output
voltage up to 36 V (i.e. 10 white LEDs per row).
The generators can be externally programmed to
sink up to 85 mA and can be dimmed via a PWM
signal (1 % dimming duty-cycle at 1 kHz can be
managed). The device allows to detect and
manage the open and shorted LED faults and to
let unused rows floating. Basic protections (output
over-voltage, internal MOSFET over-current and
thermal shutdown) are provided.
6AVCC+ 5 V analog supply. Connect to LDO5 through a simple RC filter.
7LDO5
8VINInput voltage. Connect to the main supply rail.
9SLOPE
10SGND
11ROW1Row driver output #1.
Error amplifier output. A simple RC series between this pin and ground is
needed to compensate the loop of the boost regulator.
Output generators current limit setting. The output current of the rows can be
programmed connecting a resistor to SGND.
Boost converter current limit setting. The internal MOSFET current limit can
be programmed connecting a resistor to SGND.
Switching frequency selection and external sync input. A resistor to SGND is
used to set the desired switching frequency. The pin can also be used as
external synchronization input. See
Current generators fault management selector. It allows to detect and manage
LEDs failures. See
+ 5 V LDO output and power section supply. Bypass to SGND with a
1 µF ceramic capacitor.
Slope compensation setting. A resistor between the output of the boost
converter and this pin is needed to avoid sub-harmonic instability.
Refer to
Signal ground. Supply return for the analog circuitry and the current
generators.
Section 6.1 on page 25 for details.
Section 5.3.2 on page 22 for details.
Section 5.1.5 on page 14 for details.
12ROW2Row driver output #2.
13ROW3Row driver output #3.
14ROW4Row driver output #4.
15ROW5Row driver output #5.
16ROW6Row driver output #6.
17PGNDPower ground. Source of the internal power MOSFET.
18OVSEL
19LX Switching node. Drain of the internal power MOSFET.
20DIMDimming input. Used to externally set the brightness by using a PWM signal.
21EN
22FAULT
23SYNCSynchronization output. Used as external synchronization output.
24SSSoft-start. Connect a capacitor to SGND to set the desired soft-start duration.
6/47
Over-voltage selection. Used to set the desired 0 V threshold by an external
divider. See
Enable input. When low, the device is turned off. If tied high or left open, the
device is turned on and a soft-start sequence takes place.
Fault signal output. Open drain output. The pin goes low when a fault condition
is detected (see Section 5.3.1 on page 22 for details).
Section 5.1.4 on page 14 for details.
LED7707Electrical data
3 Electrical data
3.1 Maximum rating
Table 3.Absolute maximum ratings
(1)
SymbolParameterValueUnit
V
AVC C
V
LDO5
AVCC to SGND-0.3 to 6
LDO5 to SGND-0.3 to 6
PGND to SGND-0.3 to 0.3
V
V
VIN to PGND -0.3 to 40
IN
LX to SGND-0.3 to 40
LX
LX to PGND-0.3 to 40
RILIM, BILIM, SYNC, OVSEL, SS to SGND-0.3 to V
AVC C
+ 0.3
EN, DIM, SW, MODE, FAULT to SGND-0.3 to 6
ROWx to PGND/ SGND-0.3 to 40
SLOPE to VINV
- 0.3 to VIN + 6
IN
SLOPE to SGND-0.3 to 40
Internal switch maximum RMS current
(flowing through LX node)
P
Power dissipation @ TA = 25 °C 2.3
TOT
2.0 A
(2)
Maximum withstanding voltage range test condition:
CDF-AEC-Q100-002- “human body model” acceptance
±1000V
criteria: “normal performance”
1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the
device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
2. Power dissipation referred to the device mounted on the demonstration board described in section 5.5
V
W
3.2 Thermal data
Table 4.Thermal data
SymbolParameterValueUnit
R
T
Thermal resistance junction to ambient 42°C/W
thJA
Storage temperature range-50 to 150°C
STG
Junction operating temperature range-40 to 150°C
T
J
7/47
Electrical characteristicsLED7707
4 Electrical characteristics
VIN = 12 V; TJ = 25 °C and LDO5 connected to AVCC if not otherwise specified
Table 5.Electrical characteristics
(a)
SymbolParameterTest conditionMin.Typ.Max.Unit
Supply section
V
V
V
I
V
BST
LDO5
AVC C
IN,Q
Input voltage range4.536V
IN
Boost section output voltage36V
LDO output and IC supply
voltage
Operating quiescent current
EN high
= 0 mA
I
LDO5
R
RILIM
R
SLOPE
= 51 kΩ, R
= 680 kΩ
BILIM
4.455.5V
= 220 kΩ,
1mA
DIM tied to SGND.
I
IN,SHDN
V
UVLO,ON
V
UVLO,OFF
Operating current in shutdown EN low2030μA
LDO5 under voltage lock out
upper threshold
LDO5 under voltage lock out
lower threshold
3.53.7
4.04.3
LDO linear regulator
Line regulation6 V
LDO dropout voltageI
LDO maximum output current
LDO5
V
LDO5
V
LDO5
≤ 36 V, I
IN
= 10 mA (-10 % drop)80120
> V
UVLO,ON
< V
UVLO,OFF
= 30 mA30
LDO5
254060
2030
≤ V
Boost section
V
mV
mA
t
ON,min
f
SW
Minimum switching on-time200ns
Default switching frequencyFSW connected to AVCC570660770
Minimum FSW sync frequency220
FSW sync input low level240
FSW sync input hysteresis30
FSW sync min ON time270%
SYNC output duty-cycle
SYNC output high levelI
SYNC output low levelI
a. Specification referred to TJ from 0 °C to +85 °C. Specification over the 0 to +85 °C TJ range are assured by
design, characterization and statistical correlation.
FSW connected to AVCC
(Internal oscillator selected)
= 10 μA
SYNC
= -10 μA 20
SYNC
8/47
V
AVC C
-20V
kHz
mVFSW sync input high level350
3440%
mV
LED7707Electrical characteristics
Table 5.Electrical characteristics (continued)
SymbolParameterTest conditionMin.Typ.Max.Unit
Power switch
6
V
R
DS(on)
K
LX current coefficientR
B
Internal MOSFET on-resistance
OC and OV protections
= 600 kΩ1⋅1061.2⋅1061.4⋅10
BILIM
280500mΩ
V
TH,OVP
Over-voltage protection
reference threshold
Soft-start and power management
EN, Turn-on threshold1.6
EN, Turn-off threshold0.8
DIM, high level threshold1.3
DIM, low level threshold0.8
EN, pull-up current2.5
SS, charge current456
SS, end-of-startup threshold 1.82.42.6
SS, reduced switching
frequency release threshold
Current generators section
K
ΔK
V
V
rowx,
FAULT
V
FAU LT,
LOW
IFB
Current generators gain1850V
R
Current generators gain
(1)
R
accuracy
Feedback regulation voltage700750mV
LED short circuit detection
threshold
FAULT pin low-level voltageI
Thermal shutdown
1.145V
μA
0.8
±2.0%
MODE tied to SGND4.0V
FAULT,SINK
= 4 mA 250380mV
V
V
1. I
T
SHDN
ROW
Thermal shutdown
turn-off temperature
Thermal shutdown hysteresis30
= KR / R
RILIM
, ΔI
ROW/IROW
≈ΔK
R/KR
+ ΔR
RILIM/RRILIM
9/47
150
°C
Operation descriptionLED7707
5 Operation description
The device can be divided into two sections: the boost section and the backlight driver
section. These sections are described in the next paragraphs.
Figure 3 provides an overview of the internal blocks of the device.
Figure 3.Simplified block diagram
VIN
LDO5
LDO5
COMP
COMP
BILIM
BILIM
SS
SS
SYNC
SYNC
FSW
FSW
AVCC
AVCC
EN
EN
MODE
MODE
FAULT
FAULT
DIM
DIM
VIN
+5V
+5V
LDO
LDO
UVLO
UVLO
Detector
Detector
UVLO
UVLO
Current Limit
Current Limit
Soft Start
Soft Start
Prot_EN
Prot_EN
Ext Sync
Ext Sync
Detector
Detector
CONTROL
CONTROL
LOGIC
LOGIC
Thermal
Thermal
Shutdown
Shutdown
SLOPE
SLOPE
Ramp
Ramp
Generator
Generator
÷2
÷2
OSC
OSC
Prot_EN
Prot_EN
Boost_EN
Boost_EN
UVLO
UVLO
CTRL6
CTRL6
CTRL5
CTRL5
CTRL4
CTRL4
CTRL3
CTRL3
CTRL2
CTRL2
OVP
OVP
1.2V
1.2V
+
+
+
+
+
+
g
m
g
m
_
_
Min Voltage
Min Voltage
Selector
Selector
CTRL1
CTRL1
ROW1
ROW1
V
V
I to V
I to V
Current Sense
Current Sense
ZCD
ZCD
+
+
Boost
Boost
Control
Control
_
_
Logic
Logic
0.7V
0.7V
Boost_EN
Boost_EN
CTRL6
CTRL6
CTRL5
CTRL5
CTRL4
CTRL4
CTRL3
CTRL3
CTRL2
CTRL2
OVP
OVP
V
ROW6
V
ROW6
V
ROW5
V
ROW5
V
ROW4
V
ROW4
V
ROW3
V
ROW3
V
ROW2
V
ROW2
4V
4V
LOGIC
LOGIC
Current
Current
Generator 1
Generator 1
Current
Current
Generator 6
Generator 6
Current
Current
Generator 5
Generator 5
Current
Current
Generator 4
Generator 4
Current
Current
Generator 3
Generator 3
Current
Current
Generator 2
Generator 2
MODE
MODE
I to V
I to V
+
+
_
_
_
_
+
+_+
V
V
TH,FLT
TH,FLT
1.172V
1.172V
LX
LX
PGND
PGND
OVSEL
OVSEL
ROW6
ROW6
ROW5
ROW5
ROW4
ROW4
ROW3
ROW3
ROW2
ROW2
ROW1
ROW1
10/47
RILIM
RILIM
SGND
SGND
LED7707Operation description
5.1 Boost section
5.1.1 Functional description
The LED7707 is a monolithic LEDs driver for the backlight of LCD panels and it consists of a
boost converter and six PWM-dimmable current generators.
The boost section is based on a constant switching frequency, peak current-mode
architecture. The boost output voltage is controlled such that the lowest row's voltage,
referred to SGND, is equal to an internal reference voltage (700 mV typ.). The input voltage
range is from 4.5 V up to 36 V. In addition, the LED7707 has an internal LDO that supplies
the internal circuitry of the device and is capable to deliver up to 40 mA. The input of the
LDO is the VIN pin.
The LDO5 pin is the LDO output and the supply for the power MOSFET driver at the same
time. The AVCC pin is the supply for the analog circuitry and should be connected to the
LDO output through a simple RC filter in order to improve the noise rejection.
Figure 4.AVCC filtering
Two loops are involved in regulating the current sunk by the generators.
The main loop is related to the boost regulator and uses a constant frequency peak currentmode architecture to regulate the power rail that supplies the LEDs (Figure 5), while an
internal current loop regulates the same current (flowing through the LEDs) at each row
according to the set value (RILIM pin).
Figure 5.Main loop and current loop diagram
V
IN
ROWx
SGND
RILIM
AM00582v1
COMP
Slope
LX
PWM
E/A
Error amplifier
Minimum voltage drop
selector
0.7V
11/47
Operation descriptionLED7707
A dedicated circuit automatically selects the lowest voltage drop among all the rows and
provides this voltage to the main loop that, in turn, regulates the output voltage. In fact, once
the reference generator has been detected, the error amplifier compares its voltage drop to
the internal reference voltage and varies the COMP output. The voltage at the COMP pin
determines the inductor peak current at each switching cycle. The output voltage of the
boost regulator is thus determined by the total forward voltage of the LEDs strings (see
Figure 6):
Equation 1
m
N
BST
ROWS
=
1i
LEDS
Σ
=
mV700)V(maxV
+=
j,F
1j
where the first term represents the highest total forward voltage drop over N active rows and
the second is the voltage drop across the leading generator (700 mV typ.).
The device continues to monitor the voltage drop across all the rows and automatically
switches to the current generator having the lowest voltage drop.
Figure 6.Calculation of the output voltage of the boost regulator
Row with the highest voltage
V
IN
drop across LEDs
5.1.2 Enable function
The LED7707 is enabled by the EN pin. This pin is active high and, when forced to SGND,
the device is turned off. This pin is connected to a permanently active 2.5 µA current source;
when sudden device turn-on at power-up is required, this pin must be left floating or
connected to a delay capacitor. Starting from an ON state, when the LED7707 is turned off,
it quickly discharges the Soft-Start capacitor and turns off the power-MOSFET, the current
generators and the LDO. The power consumption is thus reduced to 20 µA only.
In applications where the dimming signal is used to turn on and off the device, the EN pin
can be connected to the DIM pin as shown in Figure 7.
Boost
controller
Current
generators
section
I
LED
700 mV
generator
max
Σ
Leading
V
F
V
BOOST
AM00583v1
12/47
LED7707Operation description
Figure 7.External sync waveforms
DIM
BAS69
EN
LED7707
5.1.3 Soft-start
The soft-start function is required to perform a correct start-up of the system, controlling the
inrush current required to charge the output capacitor and to avoid output voltage overshoot.
The soft-start duration is set connecting an external capacitor between the SS pin and
ground. This capacitor is charged with a 5 μA (typ.) constant current, forcing the voltage on
the SS pin to ramp up. When this voltage increases from zero to nearly 1.2 V, the current
limit of the power MOSFET is proportionally released from zero to its final value. However,
because of the limited minimum on-time of the switching section, the inductor might saturate
due to current runaway. To solve this problem the switching frequency is reduced to one half
of the nominal value at the beginning of the soft-start phase. The nominal switching
frequency is restored after the SS pin voltage has crossed 0.8 V.
Figure 8.Soft-start sequence waveforms in case of floating rows
OVP
OVP
220k
95% of
95% of
OVP
OVP
100n
Floating ROWs detection
Floating ROWs detection
SGND
Output voltage
Output voltage
AM00584v1
SS pin voltage
AVCC
AVCC
2.4V
2.4V
1.2V
1.2V
0.8V
0.8V
100%
100%
t
ss
t
ss
Current limit
Current limit
SS pin voltage
Protections turn active
Protections turn active
Nominal switching
Nominal switching
frequency release
frequency release
EN pin voltage
EN pin voltage
t
t
AM00585v1
During the soft-start phase the floating rows detection is also performed. In presence of one
or more floating rows, the voltage across the involved current generator drops to zero. This
voltage becomes the inverting input of the error amplifier through the minimum voltage drop
selector (see
Figure 5). As a consequence the error amplifier is unbalanced and the loop
13/47
Operation descriptionLED7707
reacts by increasing the output voltage. When it reaches the floating row detection (FRD)
threshold (which coincides with the OVP threshold, see
managed according to
Ta bl e 6 (see Section 5.3 on page 21). After the SS voltage reaches a
Section 5.1.4), the floating rows are
2.4 V threshold, the start-up finishes and all the protections turn active. The soft-start
capacitor C
can be calculated according to equation 2.
SS
Equation 2
⋅
tI
≅
C
SS
SSSS
4.2
Where I
= 5 µA and tSS is the desired soft-start duration.
SS
5.1.4 Over-voltage protection
An adjustable over-voltage protection is available. It can be set feeding the OVSEL pin with a
partition of the output voltage. The voltage of the central tap of the divider is thus compared
to a fixed 1.145 V threshold. When the voltage of the OVSEL pin exceeds the OV threshold,
the switching activity is suspended. It is resumed as OVSEL returns below the OV threshold.
A 10 mV hysteresis is provided. No device turn-off is performed. Normally, the value of the
high-side resistors of the divider is in the order of 100 kΩ to reduce the output capacitor
discharge when the boost converter is off (during the off phase of the dimming cycle),
whereas the low-side resistor can be calculated as:
Equation 3
An additional filtering capacitor CF (typically in the 100 pF-330 pF range) may be required to
improve noise rejection at the OVSEL pin (see
Figure 9.OVP threshold setting
V
IN
RR
⋅=
12
MAX,OUT
V145.1
−+
V145.1V4V
Figure 9).
V
OUT
LX
OVSEL
LED7707
SGND
R
1
R
2
C
F
5.1.5 Switching frequency selection and synchronization
The switching frequency of the boost converter can be set in the 250 kHz-1 MHz range by
connecting the FSW pin to ground through a resistor. Calculation of the setting resistor is
made using equation 4 and should not exceed the 100 kΩ-400 kΩ range.
14/47
C
OUT
AM00586v1AM00586v1
LED7707Operation description
Equation 4
F
SW
=
R
FSW
5.2
In addition, when the FSW pin is tied to AVCC, the LED7707 uses a default 660 kHz fixed
switching frequency, allowing to save a resistor in minimum component-count applications.
Figure 10. Multiple device synchronization
MASTER
AVCC
FSWSYNC
SYNC
FSW
LED7707
FSW
R
SGND
SLAVE
Sync Out
SYNC
LED7707
SGND
AM00587v1
The FSW pin can also be used as synchronization input, allowing the LED7707 to operate
both as master or slave device. If a clock signal with a 220 kHz minimum frequency is
applied to this pin, the device locks synchronized. The signal provided to the FSW pin must
cross the 270 mV threshold in order to be recognized. The minimum pulse width which
allows the synchronizing pulses to be detected is 270 ns. An Internal time-out allows
synchronization as long as the external clock frequency is greater than 220 kHz.
Keeping the FSW pin voltage lower than 270 mV for more than 4.5 µs results in a stop of the
device switching activity. Normal operation is resumed as soon as FSW rises above the
mentioned threshold and the soft-start sequence is repeated.
The SYNC pin is a synchronization output and provides a 35 % (typ.) duty-cycle clock when
the LED7707 is used as master or a replica of the FSW pin when used as slave. It is used to
connect multiple devices in a daisy-chain configuration or to synchronize other switching
converters running in the system with the LED7707 (master operation). When an external
synchronization clock is applied to the FSW pin, the internal oscillator is over-driven: each
switching cycle begins at the rising edge of clock, while the slope compensation (
Figure 11)
ramp starts at the falling edge of the same signal. Thus, to prevent sub-harmonic instability
Section 5.1.6), the external synchronization clock is required to have a 40 % maximum
(see
duty-cycle when the boost converter is working in continuous-conduction mode (CCM) in
order to assure that the slope compensation is effective (starts with duty-cycle lower than
40%)
15/47
Loading...
+ 32 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.