![](/html/dd/ddb0/ddb061a1de917a0ccce19a5d679ac84c4dfa40598e3c6d819eae216528339f3a/bg1.png)
ANALOG MULTIPLEXER/DEMULTIPLEXER
■ LOW "ON" RESISTANCE : 125Ω (Typ.)
OVER 15V p.p SIGNAL-INPUT RANG E FOR
V
DD-VEE
■ HIGH "OFF" RESISTANCE : CHANNEL
LEAKAGE ± 100pA (Typ.) at V
■ BINARY ADDRESS DECODING ON CHIP
■ HIGH DEGREE OF LINEARITY : < 0.5%
DISTORTION TYP. at f
V
DD-VSS
■ VERY LOW QUIESCENT POWER
DISSIPATION UNDER ALL DIGITAL
CONTROL INPUT AND SUPPLY
CONDITIONS : 0.2
at V
■ MATCHED SWITCH CHARACTERISTICS :
R
ON
■ WIDE RANGE OF DIGITAL AND ANALOG
SIGNAL LEVELS : DIGITAL3 to 20,
ANALOG TO 20V p.p.
■ QUIESCENT CURRE NT SPECIF.UP TO 20V
■ 5V, 10V AND 15V PARAMETRIC RATINGS
■ INPUT LEAKAGE CURRENT
I
= 100nA (MAX) AT VDD=18VTA= 25°C
I
■ 100% TESTED FOR QUIESCENT CURRENT
■ MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
The HCF4052B is a m onolithic integrated circuit
fabricated in Metal Oxide Semiconductor
PIN CO NNECTION
= 15V
DD-VEE
=1KHz,VIS=5Vpp,
IS
> 10V, RL = 10KΩ
µW(Typ.)
DD-VSS=VDD-VEE
=10V
=5Ω (Typ.) FOR VDD-VEE= 15V
=18V
HCF4052B
DIFFERENT 4-CHANNEL
DIP SOP
ORDER CODES
PACKAGE TUBE T & R
DIP HCF4052BEY
SOP HCF4052BM1 HCF4052M013TR
technology available in DIP and SOP packages.
The HCF4052B analog multiplex er/de multiplexer
is a digitally co ntrol led analog switch having low
ON impedance and very low OFF leaka ge current.
This multiplexer circuit dissipate extremely low
quiescent power over the full V
V
supply voltage range, independent of the
EE
DD-VSS
logic state of the c ontrol signals.
When a logic "1" is present at the inhibit input
terminal all channel are off. This dev ice is a
differential 4-channel multiplexer having two
binary control inputs, A and B and an inhibit input.
The t wo binary input signals selects 1 of 4 pairs of
channels to be turned on and connect th e analog
inputs to the outputs.
and VDD-
1/11October 2002
![](/html/dd/ddb0/ddb061a1de917a0ccce19a5d679ac84c4dfa40598e3c6d819eae216528339f3a/bg2.png)
HCF4052B
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION
10, 9 A, B Binary Control Inputs
6 INH Inhibit Inputs
12, 14, 15,
11
1, 5, 2, 4
3
13
7
8
16
TRUTH TABLE
INHIBIT B A
0 0 0 0x, 0y
0 0 1 1x, 1y
0 1 0 2x, 2y
0 1 1 3x, 3y
1 X X NONE
X : Don’t Care
0X to 3X
CHANNEL
IN/OUT
0Y to 3Y
CHANNEL
IN/OUT
COM Y OUT/
COM X OUT/
V
V
V
IN
IN
EE
SS
DD
X channels Input/Output
Y channels Input/Output
Y Common Output/Input
X Common Output/Input
Supply Voltage
Negative Supply Voltage
Positive Supply Voltage
FUNCTIONAL DIAGRAM
2/11
![](/html/dd/ddb0/ddb061a1de917a0ccce19a5d679ac84c4dfa40598e3c6d819eae216528339f3a/bg3.png)
HCF4052B
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
(*) 500mWat 65
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
T
Supply Voltage
DD
DC Input Voltage -0.5 to VDD+ 0.5
I
DC Input Current
I
I
Power Dissipation per Package 500 (*) mW
D
-0.5 to +22 V
± 10 mA
Power Dissipation per Output Transistor 100 mW
Operating Temperature
op
Storage Temperature
stg
pin voltage.
°C; derate to 300mW by 10mW/°Cfrom65°Cto85°C
Supply Voltage
DD
Input Voltage 0 to V
I
Operating Temperature
op
SS
-55 to +125 °C
-65 to +150 °C
3to20 V
DD
-55 to 125 °C
V
V
3/11
![](/html/dd/ddb0/ddb061a1de917a0ccce19a5d679ac84c4dfa40598e3c6d819eae216528339f3a/bg4.png)
HCF4052B
DC SPECIFICATIONS
Test Condition Value
Symbol Parameter
I
Quiescent Device
L
Current (all
switches ON or all
switches OFF)
V
(V)
V
V
(V)
SS
V
DD
(V)
IS
EE
(V)
5 0.04 5 150 150
10 0.04 10 300 300
15 0.04 20 600 600
20 0.08 100 3000 3000
SWITCH
Resistance
R
ON
∆
Resistance ∆
ON
RON
(between any 2 of
4 switches)
OFF* Channel Leakage
0<
0<
V
V
VI<
DD
VI<
DD
00
00
0018 ±0.1 100 1000 1000 nA
5 470 1050 1200 1200
15 125 280 360 360
510
15 5
Current (All
Channel OFF)
(COMMON O/I)
OFF* Channel Leakage
0018 ±0.1 100 1000 1000 nA
Current (Any
Channel OFF)
C
Input Capacitance
I
Output
C
O
Capacitance
C
Feed through 0.2
IO
-5 -5 5
CONTROL (Address or Inhibit)
Input Low Voltage
V
IL
= VDD
V
Input High Voltage 5 3.5 3.5 3.5
IH
thru
1KΩ
V
EE=VSS
RL=1KΩ
to V
SS
IIS<2µA
5 1.5 1.5 1.5
15 4 4 4
(on all OFF
channels)
I
* Determined by minimum feasible leakage measurement for automating testing.
Input Leakage
IH,IIL
Current
Input Capacitance
C
I
VI= 0/18V
15 11 11 11
18
T
Min. Typ. Max. Min. Max. Min. Max.
= 25°C
A
-40 to 85°C -55 to 125°C
5
18
-3
±10
±0.1 ±1 ±1 µA
5 7.5 pF
Unit
µA
Ω10 180 400 520 520
Ω10 10
pF
V10 3 3 3
V10 7 7 7
4/11