![](/html/35/35b9/35b9f933917d20ffe9890e28d261c11dc3a8012179c2f34f22889d86c9a357ec/bg1.png)
HCF4042B
QUAD CLOCKED D LATCH
■ CLOCK POLARITY CONTROL
■ Q AND Q OUTP U TS
■ COMMON CLOCK
■ LOW POWER TTL COMPATIBLE
■ STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
■ QUIESCENT CURRENT SPECIFIED UP TO
20V
■ 5V, 10V AND 15V PARAMETRIC RATINGS
■ INPUT LEAKAGE CURRENT
I
= 100nA (MAX) AT VDD = 18V TA = 25°C
I
■ 100% TESTED FOR QUIESCENT CURRENT
■ MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTI ON OF B SERI ES CMOS
DEVICES"
DESCRIPTION
The HCF4042B is a m onolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
The HCF4042B types c ontains four latch circuit,
each strobes by a common clock. Complementary
buffered outputs are available from each circuit.
The impedance of the n and p channel output
devices is balanced and all outputs are electrically
identical.
DIP SOP
ORDER CODES
PACKAGE TUBE T & R
DIP HCF4042BEY
SOP HCF4042BM1 HCF4042M013TR
Information present at the data input is transferred
to outputs Q and Q
during the CLOCK level which
is programmed by the POLARITY input. For
POLARITY = 0 the transfer occurs during the 0
CLOCK level a nd for POLARITY = 1 the transfer
occurs during the 1 CLOCK level. The outputs
follow the data input providing the CLOCK and
POLARITY levels defined above are present.
When a CLOCK transition occurs (positive for
POLARITY = 0 and nega tive for POLARITY = 1)
the information present at the input during the
CLOCK transition is retained at the outputs until
an opposite CLOCK transition occurs.
PIN CONNECTION
1/9September 2001
![](/html/35/35b9/35b9f933917d20ffe9890e28d261c11dc3a8012179c2f34f22889d86c9a357ec/bg2.png)
HCF4042B
IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION
4, 7, 13, 14 D1 to D4 Data Inputs
2, 10, 11, 1 Q1 to Q4 Q outputs
3, 9, 12, 15 Q1
5 CLOCK Clock Input
6 POLARITY Polarity inputs
8
16
FUNCTIONAL DIAGRAM
to Q4 Q outputs
V
SS
V
DD
Negative Supply Voltage
Positive Supply Voltage
TRUTH TABLE
CLOCK POLARITY Q
L0 D
H1 D
2/9
0LATCH
1LATCH
![](/html/35/35b9/35b9f933917d20ffe9890e28d261c11dc3a8012179c2f34f22889d86c9a357ec/bg3.png)
LOGIC BLOCK DIAGRAM
HCF4042B
This log i c diagram has not be used to est i m ate propagation dela ys
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
P
Supply Voltage
DD
DC Input Voltage -0.5 to VDD + 0.5
I
I
DC Input Current
I
Power Dissipation per Package 200 mW
D
-0.5 to +22 V
± 10 mA
V
Power Dissipation per Output Transistor 100 mW
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
Operating Temperature
op
Storage Temperature
stg
pin voltage.
SS
-55 to +125 °C
-65 to +150 °C
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
T
Supply Voltage
DD
Input Voltage 0 to V
I
Operating Temperature
op
3 to 20 V
DD
-55 to 125 °C
V
3/9