HCF4024B
RIPPLE-CARRY BINARY COUNTER/DIVIDERS 7 STAGE
■MEDIUM SPEED OPERATION : tPD = 80ns (Typ.) at VDD = 10V
■FULLY STATIC OPERATION
■COMMON RESET
■BUFFERED INPUTS AND OUTPUTS
■STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
■QUIESCENT CURRENT SPECIFIED UP TO 20V
■5V, 10V AND 15V PARAMETRIC RATINGS
■INPUT LEAKAGE CURRENT
II = 100nA (MAX) AT VDD = 18V TA = 25°C
■100% TESTED FOR QUIESCENT CURRENT
■MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"
DESCRIPTION
The HCF4024B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages.
The HCF4024B is a ripple carry binary counter. All counter stages are master-slave flip-flops. The
|
|
|
DIP |
SOP |
|
|
|
||
|
|
|
||
|
|
|||
ORDER CODES |
|
|||
PACKAGE |
TUBE |
T & R |
||
|
|
|
|
|
DIP |
HCF4024BEY |
|
||
|
|
|
|
|
SOP |
HCF4024BM1 |
HCF4024M013TR |
||
|
|
|
|
|
state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros stage. Schmitt trigger action on the input pulse line permits unlimited clock rise and fall times.
All inputs and outputs are buffered
PIN CONNECTION
September 2001 |
1/10 |
HCF4024B
IINPUT EQUIVALENT CIRCUIT |
PIN DESCRIPTION |
|
|
|
PIN No |
SYMBOL |
NAME AND FUNCTION |
|
12, 11, 9, 6, |
Q1 to Q7 |
7 Buffered Outputs |
|
5, 4, 3 |
||
|
|
|
|
|
8, 10, 13 |
NC |
Not Connected |
|
2 |
RESET |
Reset Input |
|
1 |
Φ |
Input Pulses |
|
7 |
VSS |
Negative Supply Voltage |
|
14 |
VDD |
Positive Supply Voltage |
FUNCTIONAL DIAGRAM
TRUTH TABLE
|
Φ |
RESET |
OUTPUT STATE |
||
|
|
|
|
|
|
|
X |
H |
ALL OUTPUTS = "L" |
||
|
|
|
|
|
|
|
|
|
|
L |
NO CHANGE |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
L |
ADVANCE TO NEXT STATE |
|
|
|
|
||
|
|
|
|
|
|
X : Don’t Care
2/10
HCF4024B
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol |
Parameter |
Value |
Unit |
|
|
|
|
VDD |
Supply Voltage |
-0.5 to +22 |
V |
VI |
DC Input Voltage |
-0.5 to VDD + 0.5 |
V |
II |
DC Input Current |
± 10 |
mA |
PD |
Power Dissipation per Package |
200 |
mW |
|
Power Dissipation per Output Transistor |
100 |
mW |
|
|
|
|
Top |
Operating Temperature |
-55 to +125 |
°C |
Tstg |
Storage Temperature |
-65 to +150 |
°C |
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol |
Parameter |
Value |
Unit |
|
|
|
|
VDD |
Supply Voltage |
3 to 20 |
V |
VI |
Input Voltage |
0 to VDD |
V |
Top |
Operating Temperature |
-55 to 125 |
°C |
3/10