The EMIF10-COM01C2 is a highly integrated
device designed to suppress EMI / RFI noise in all
systems subjected to electromagnetic
interferences. The EMIF10 Flip-Chip packaging
means the package size is equal to the die size.
Additionally, this filter includes an ESD protection
circuitry which prevents damage to the application
when subjected to ESD surges up to 15 kV.
Benefits
■ EMI symmetrical (I/O) low-pass filter
■ Coating resin on flat side
■ Very low PCB space consuming: < 6 mm
■
Very thin package: 0.65 mm
■ High efficiency in ESD suppression on both
input and output pins
■ High reliability offered by monolithic integration
■ Lead free package
Complies with the following standards:
2
Lead free coated Flip-Chip
(25 Bumps)
Order code
Part NumberMarking
EMIF10-COM01C2FE
Figure 1.Pin configuration (Bump side)
54
I5
Figure 2.Basic cell configuration
3
21
I3
I9I8I10
GNDGND
I1
I2I4
I6
I7
GNDGNDGND
06090801007
02040305
01
A
B
C
D
E
IEC 61000-4-2 level 4
15 kV (air discharge)
Input
Low-pass Filter
Output
8 kV (contact discharge)
R= 200
I/O
C= 45 pF
TM: IPAD is a trademark of STMicroelctronics
line
April 2006 Rev41/7
Ω
www.st.com
7
CharacteristicsEMIF10-COM01C2
1 Characteristics
Table 1.Absolute Ratings (T
SymbolParameter and test conditionsValueUnit
= 25 °C)
amb
V
T
T
Table 2.Electrical Characteristics (T
ESD discharge IEC61000-4-2, air discharge
PP
ESD discharge IEC61000-4-2, contact discharge
Junction temperature125°C
T
j
Operating temperature range- 40 to + 85°C
op
Storage temperature range- 55 to + 150°C
stg
SymbolParameter
V
V
V
R
C
Breakdown voltage
BR
I
Leakage current @ V
RM
Stand-off voltage
RM
Clamping voltage
CL
R
Dynamic impedance
d
I
Peak pulse current
PP
Resistance between Input and Output
I/O
Input capacitance per line
line
RM
= 25 °C)
amb
V
V
CL
slope : 1 / R d
V
RM
BR
15
8
I
I
RM
I
R
I
PP
SymbolTest conditionsMin.Typ.Max.Unit
kV
V
V
I
R
R
C
t
IR = 1 mA6 8 10 V
BR
VRM = 3 V per line500 nA
RM
IPP = 10 A, tp = 2.5 µs1 Ω
d
I/O
At 0 V bias 45 50 pF
line
V
LH
= 2.8 V R
input
= 100 kΩ 25 ns
load
2/7
180 200 220 Ω
EMIF10-COM01C2Characteristics
Figure 3.S21(db) attenuation
measurement
0.00
0.00
0.00
dB
dB
dB
-10.00
-10.00
-10.00
-20.00
-20.00
-20.00
-30.00
-30.00
-30.00
-40.00
-40.00
-40.00
-50.00
-50.00
-50.00
100.0k1.0M10.0M100.0M1.0G
100.0k1.0M10.0M100.0M1.0G
100.0k1.0M10.0M100.0M1.0G
1. Spikes at high frequencies are induced by the PCB layout
(1)
f/Hz
f/Hz
f/Hz
Figure 5.ESD response to IEC 61000-4-2
(+15 kV air discharge) on one input
(V
) and on one output (V
in
V(in1)
out
)
Figure 4.Analog crosstalk
0.00
0.00
dB
dB
-10.00
-10.00
-20.00
-20.00
-30.00
-30.00
-40.00
-40.00
-50.00
-50.00
-60.00
-60.00
-70.00
-70.00
-80.00
-80.00
-90.00
-90.00
-100.00
-100.00
100.0k1.0M10.0M100.0M1.0G
100.0k1.0M10.0M100.0M1.0G
Xtalk 1/2 448
Xtalk 1/2 448
f/Hz
f/Hz
Xtalk 1/2 342
Xtalk 1/2 342
Figure 6.ESD response to IEC 61000-4-2
(-15 kV air discharge) on one input
(Vin) and on one output (V
out
V(in1)
)
Figure 7.Rise time measurement
Square signal
Generator Vc = 2.8V
Vin
V(out1)
EMIF10-COM01C2
InOut
100k
V(out1)
Vout
Vout
Vin
3/7
CharacteristicsEMIF10-COM01C2
Figure 8.Capacitance versus reverse applied
voltage
C(pF)
50
F=1MHz
40
30
20
10
012345
VR(V)
Vosc=30mV
Figure 9.Aplac model
in
200R
MODEL = demif10MODEL = demif10
sub
1.1 PCB grounding recommendations
In order to ensure a good efficiency in terms of ESD protection and filtering behavior, we
recommend to implement microvias (100 µm dia.) between the GND bumps and the GND
layer. GND bumps can be connected together in PCB layer 1, and in addition, if possible,
use through hole vias (200 µm dia.) in both sides of filter to improve contact to GND (layer).
This layout will minimize the distance to the ground and thus parasitic inductances. In
addition, we recommend to have GND plane wherever possible.
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages. These packages have a lead-free second level interconnect. The category of
second level interconnect is marked on the inner box label, in compliance with JEDEC
Standard JESD97. The maximum ratings related to soldering conditions are also marked on
the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available
at: www.st.com.
Note:More informations are available in the application notes:
AN1235: “Flip-Chip: Package description and recommendations for use”
AN1751: "EMI Filters: Recommendations and measurements"
EMIF10-COM01C2FEFlip-Chip 8.3 mg 5000 Tape and reel
5 Revision history
DateRevisionDescription of Changes
12-Jul-20051First issue.
12-Aug-20052
27-Jan-20063
04-Apr-20064
6/7
Lead free added in Benefits on page 1. ECOPACK
statement added on page 6.
Improved graphics to show coating. Updated attenuation
measurement graphic (Figure 3). Weight corrected.
Reformatted to current standard. Pin identification in
Figure 1 updated.
EMIF10-COM01C2
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED,
AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS,
NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR
SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.