ST EMIF09-SD01F3 User Manual

EMIF09-SD01F3

9-line IPAD™, EMI filter and ESD protection

Features

9-line EMI low-pass filter and ESD protection

High efficiency in EMI filtering

Lead-free package

400 µm pitch

Very low PCB space occupation: < 4 mm2

Very thin package: 0.6 mm

High reliability offered by monolithic integration

Reduction of parasitic elements thanks to CSP integration

Complies with the following standards

IEC61000-4-2 level 4 on external pins:

15 kV (air discharge)

8 kV (contact discharge)

IEC61000-4-2 level 2 on internal pins:

2 kV (air discharge)

2 kV (contact discharge)

MIL STD 883F - Method 3015.7 Class 3

Flip Chip 24 bumps

Figure 1. Pin layout (bump side)

5 4 3 2 1

A

B

C

D

E

Application

Secure digital memory card in mobile phones and communication systems

Description

The EMIF09-SD01F3 is a highly integrated array designed to suppress EMI/RFI noise for secure digital memory cards. The EMIF09-SD01F3 is in a Flip Chip package to offer space saving and high RF performance.

This low-pass filter includes ESD protection circuitry, which prevents damage to the protected device when subjected to ESD surges up 15 kV. This filter also has a low line capacitance to be compatible with high data rate signals.

April 2008

TM: IPAD is a trademark of STMicroelectronics.

Rev 4

1/9

www.st.com

ST EMIF09-SD01F3 User Manual

Characteristics

EMIF09-SD01F3

 

 

1 Characteristics

Figure 2. Device configuration

VSD

DAT3_PU

R11

R13

R15

R12

R14

CLK

 

CMD

R2

 

DATA0

 

DATA1

R4

 

DATA2

 

DATA3

R6

 

CD

 

WP

R8

 

WP+CD

 

DAT3_PD

R21

R1

SDCLK

 

 

SDCMD

R3

SDDATA0

 

SDDATA1

R5

SDDATA2

 

SDDATA3

R7

SDCD

 

 

SDWP

R9

SDWP+CD

 

GND_H GND_C

Table 1.

Pin-signal attribution

 

 

 

 

 

 

Pin

Description

Pin

Description

Pin

Description

Pin

Description

Pin

Description

 

 

 

 

 

 

 

 

 

 

 

A1

DATA2

 

B1

CD

C1

DAT3_PD

D1

WP+CD

E1

DATA1

 

 

 

 

 

 

 

 

 

 

 

A2

DATA3

 

B2

CMD

C2

WP

D2

CLK

E2

DATA0

 

 

 

 

 

 

 

 

 

 

A3

GND_H

B3

 

C3

DAT3_PU

D3

GND_C

E3

GND_C

 

 

 

 

 

 

 

 

 

 

A4

SDDATA2

B4

SDCD

C4

SDWP

D4

SDWP+CD

E4

SDDATA1

 

 

 

 

 

 

 

 

 

 

A5

SDDATA3

B5

SDCMD

C5

VSD

D5

SDCLK

E5

SDDATA0

 

 

 

 

 

 

 

 

 

 

 

Table 2.

Absolute ratings (limiting values)

 

 

Symbol

Parameter

Value

Unit

 

 

 

 

 

Internal pins (A1, B1, C1, D1, E1, A2, B2, C2, D2, E2, C3)

 

 

 

ESD discharge IEC 61000-4-2, air discharge

2

 

VPP

ESD discharge IEC 61000-4-2, contact discharge

2

kV

External pins (A4, B4, C4, D4, E4, A5, B5, C5, D5, E5)

 

 

 

 

 

ESD discharge IEC 61000-4-2, air discharge

15

 

 

ESD discharge IEC 61000-4-2, contact discharge

8

 

 

 

 

 

Tj

Junction temperature

125

°C

Top

Operating temperature range

-30 to + 85

°C

Tstg

Storage temperature range

-55 to 150

°C

GND bumps (GND_H and GND_C - A3, D3 and E3) must be connected to ground on the printed circuit board for ESD testing and RF measurements.

2/9

EMIF09-SD01F3

 

 

 

 

 

 

 

 

 

Characteristics

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 3.

Electrical characteristics (Tamb = 25 °C)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

Parameters

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VBR

Breakdown voltage

 

 

 

 

 

I

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IRM

Leakage current @ VRM

 

 

 

 

IPP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VRM

Stand-off voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCL

Clamping voltage

 

VCLVBR VRM

IR

 

 

 

 

 

V

 

 

 

I

 

 

 

 

 

 

 

 

 

 

 

RM

 

 

 

 

 

 

 

R

Dynamic impedance

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IRM

V V

BR

V

CL

 

 

d

 

 

 

 

 

 

 

IR

 

RM

 

 

 

IPP

Peak pulse current

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

RI/O

Series resistance between input

 

 

 

 

 

 

IPP

 

 

 

 

 

 

 

 

and output

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cline

Input capacitance per line

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Symbol

Test conditions

 

 

Min

 

Typ

 

 

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VBR

IR = 1 mA

 

6

 

 

 

 

 

20

 

V

 

IRM

VRM = 5 V per line

 

 

 

 

50

 

 

200

 

nA

 

R1, R2,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R3, R4,

Tolerance ± 20%

 

 

 

 

40

 

 

 

 

 

 

Ω

 

R5, R6,

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R7, R8, R9

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R11, R12,

Tolerance ± 30%

 

 

 

 

50

 

 

 

 

 

 

 

R13, R14

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R15

Tolerance ± 30%

 

 

 

 

15

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R21

Tolerance ± 30%

 

 

 

 

470

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Cline

Vline = 0 V, VOSC = 30 mV, F = 1 MHz

 

 

 

 

 

 

 

 

20

 

pF

 

(under zero light conditions)

 

 

 

 

 

 

 

 

 

3/9

Loading...
+ 6 hidden pages