Where EMI filtering in ESD sensitive equipment is
required:
■ Mobile phones and communication systems
■ Computers, printers and MCU Boards
Description
The EMIF06-10006C2 is a highly integrated
device designed to suppress EMI/RFI noise in all
systems subjected to electromagnetic
interference. The EMIF06 Flip-Chip packaging
means the package size is equal to the die size.
This filter includes an ESD protection circuitry
which prevents damage to the application when
subjected to ESD surges up 15 kV. This device
includes 6 EMIF filters.
Benefits
■ EMI symmetrical (I/O) low-pass filter
■ High efficiency in EMI filtering
■ Lead free coated package
■ Very low PCB space consumption
2.92 mm x 1.29 mm
■ Very thin package: 0.695 mm
■ High efficiency in ESD suppression
(IEC 61000-4-2 level 4)
■ High reliability offered by monolithic integration
■ High reduction of parasitic elements through
integration and wafer level packaging
®
Flip-Chip
(15 Bumps)
Order Code
Part NumberMarking
EMIF06-10006C2FT
Figure 1.Pin Configuration (bump side)
987654321
I6
I5
GndGndGnd
O5
O4
O6
Complies with the following standards:
IEC 61000-4-2 level 4:
15 kV (air discharge)
8 kV (contact discharge)
MIL STD 883G - Method 3015-7 Class 3: 30 kV
I3
I4
O3
I2
O2
I1
O1
A
B
C
TM: IPAD is a trademeark of STMicroelectronics
November 2006 Rev 11/9
www.st.com
9
CharacteristicsEMIF06-10006C2
1 Characteristics
Figure 2.Basic cell configuration
Input 1
100 Ω
Output 1Input 4
30 pF 30 pF
100 Ω
Output 4
30 pF 30 pF
Input 2Output 2
Input 3Output 3
Table 1.Absolute Ratings (limiting values)
100 Ω
30 pF 30 pF
100 Ω
30 pF 30 pF
Input 5
Input 6
100 Ω
Output 5
30 pF 30 pF
100 Ω
Output 6
30 pF 30 pF
SymbolParameter and test conditionsValueUnit
P
P
T
T
Table 2.Electrical Characteristics (T
SymbolParameter
V
I
RM
V
V
R
I
PP
R
C
DC power per resistance 0.1W
R
Total DC power per package 0.6W
T
Maximum junction temperature 125° C
T
j
Operating temperature range - 40 to + 85° C
op
Storage temperature range 125° C
stg
= 25 °C)
amb
I
Breakdown voltage
BR
I
F
Leakage current @ VRM
Stand-off voltage
RM
Clamping voltage
CL
Dynamic impedance
d
VCL
VRMVBR
IRM
IR
Peak pulse current
Series resistance between Input and output
I/O
Capacitance per line
line
IPP
VF
SymbolTest conditionsMin.Typ.Max.Unit
V
V
I
RM
R
C
IR = 1 mA5.57 9 V
BR
VRM = 3.3 V per line500 nA
I = 10 mA80 100 120 Ω
I/O
VR = 2.5 V, F = 1 MHz, 30 mV (on filter cells) 50 60 70 pF
line
2/9
EMIF06-10006C2Characteristics
Figure 3.S21 (db) attenuation measurements
Figure 4.Analog crosstalk measurements
and Aplac simulation
Aplac 7.62 User: ST Microelectronics
0.00
0.00
dB
dB
-12.50
-12.50
-25.00
-25.00
-37.50
-37.50
-50.00
-50.00
100.0k1.0M10.0M100.0M1.0G
100.0k1.0M10.0M100.0M1.0G
Measurement
Measurement
Measurement
Simulation
Simulation
Simulation
f/Hz
f/Hz
00
-25
-50
-75
-100
100k
Aplac 7.62 User: ST Microelectronics
dBdB
1M
i3_o2.s2p
f/Hz
10M100M1G
Figure 5.Digital crosstalk measurementsFigure 6.ESD response to IEC 61000-4-2
(+15 kV air discharge) on one imput
(V
) and one output (V
in
out
)
Figure 7.ESD response to IEC 61000-4-2
(–15 kV air discharge) on one imput
(V
) and one output (V
in
out
)
Figure 8.Line capacitance versus applied
voltage for filter
C(pF)
100
90
80
70
60
50
40
30
20
10
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
V (V)
R
3/9
V
osc
F=1MHz
=30mV
Tj=25°C
RMS
CharacteristicsEMIF06-10006C2
Figure 9.Aplac model
Ii*
Cbump
Rsub
Oi * = Output of each filter cell
Ii* = Input of each filter cell
Rs=100LbumpRbump
Cz=41pF@0V
Cz=41pF@0V
EMIF06-10006C2 modelGround return for each GND bump
LbumpRbump
sub
sub
Figure 10. Figure 10: Aplac parameters
aplacvar RS
aplacvar Cz
aplacvar Lbump
aplacvar Rbump
aplacvar Cbump
aplacvar Rsub
aplacvar Rgnd
aplacvar Lgnd
aplacvar Cgnd
Rsub
Oi*
Cbump
Ω
100
41 pF
50 pH
20 m
1.2 pF
100 m
100 m
100 pH
0.15 pF
CgndCgndCgnd
sub
Rsub
Rbump
Lbump
Lgnd
Rgnd
4/9
EMIF06-10006C2Ordering Information Scheme
2 Ordering Information Scheme
EMIF yy - xxx zz Cx
EMI Filter
Number of lines
Information
x = resistance value (Ohms)
z = capacitance value / 10(pF)
or
3 letters = application
2 digits = version
Package
C = Coated Flip-Chip
x = 2: Lead free Pitch = 500 µm, Bump = 315 µm
xx = marking
z = manufacturing location
yww = datecode
(y = year
ww = week)
x
y
695 µm ± 75
E
z
wxw
6/9
EMIF06-10006C2Package information
Figure 14. Flip-Chip Tape and reel specification
Dot identifying Pin A1 location
8 +/- 0.3
ST
yww
xxz
E
4 +/- 0.1
yww
xxz
ST
E
Ø 1.5 +/- 0.1
ST
yww
xxz
E
1.75 +/- 0.13.5 +/- 0.1
0.73 +/- 0.05
All dimensions in mm
User direction of unreeling
4 +/- 0.1
In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages. These packages have a lead-free second level interconnect. The category of
second level interconnect is marked on the package and on the inner box label, in
compliance with JEDEC Standard JESD97. The maximum ratings related to soldering
conditions are also marked on the inner box label. ECOPACK is an ST trademark.
ECOPACK specifications are available at: www.st.com.
Note:Note: More packing information is available in the application notes:
AN1235: “Flip-Chip: Package description and recommendations for use”
AN1751: "EMI Filters: Recommendations and measurements"
EMIF06-10006C2FTFlip-Chip 5.9 mg 5000 Tape and reel 7”
5 Revision History
DateRevisionDescription of Changes
17-Nov-20061First issue
8/9
EMIF06-10006C2
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.