74V2T08
74V2T08
DUAL 2-INPUT AND GATE
■HIGH SPEED: tPD = 3.8ns (TYP.) at VCC = 5V
■LOW POWER DISSIPATION: ICC = 1μA(MAX.) at TA = 25°C
■COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN), VIL = 0.8V (MAX)
■POWER DOWN PROTECTION ON INPUTS
■SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) at VCC = 4.5V
■BALANCED PROPAGATION DELAYS: tPLH tPHL
■OPERATING VOLTAGE RANGE: VCC(OPR) = 4.5V to 5.5V
■IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V2T08 is an advanced high-speed CMOS DUAL 2-INPUT AND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
|
SOT23-8L |
|
|
|
|
ORDER CODES |
|
|
PACKAGE |
|
T & R |
|
|
|
SOT23-8L |
|
74V2T08STR |
The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.
Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage.
This device can be used to interface 5V to 3V.
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 2003 |
1/7 |
74V2T08
INPUT EQUIVALENT CIRCUIT |
PIN DESCRIPTION |
|
|
|
PIN N° |
SYMBOL |
NAME QND FUNCTION |
|
1, 5 |
1A, 2A |
Data Input |
|
2, 6 |
1B, 2B |
Data Input |
|
7, 3 |
1Y, 2Y |
Data Output |
|
4 |
GND |
Ground (0V) |
|
8 |
VCC |
Positive Supply Voltage |
|
TRUTH TABLE |
|
|
|
nA |
nB |
nY |
|
L |
L |
L |
|
L |
H |
L |
|
H |
L |
L |
|
H |
H |
H |
ABSOLUTE MAXIMUM RATINGS |
|
|
|
Symbol |
Parameter² |
Value |
Unit |
VCC |
Supply Voltage |
-0.5 to +7.0 |
V |
VI |
DC Input Voltage |
-0.5 to +7.0 |
V |
VO |
DC Output Voltage |
-0.5 to VCC + 0.5 |
V |
IIK |
DC Input Diode Current |
- 20 |
mA |
IOK |
DC Output Diode Current |
± 20 |
mA |
IO |
DC Output Current |
± 25 |
mA |
ICC or IGND |
DC VCC or Ground Current |
± 50 |
mA |
Tstg |
Storage Temperature |
-65 to +150 |
°C |
TL |
Lead Temperature (10 sec) |
260 |
°C |
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
RECOMMENDED OPERATING CONDITIONS
Symbol |
Parameter |
Value |
Unit |
|
|
|
|
VCC |
Supply Voltage |
4.5 to 5.5 |
V |
VI |
Input Voltage |
0 to 5.5 |
V |
VO |
Output Voltage |
0 to VCC |
V |
Top |
Operating Temperature |
-55 to 125 |
°C |
dt/dv |
Input Rise and Fall Time (note 1) (VCC = 5.0 ± 0.5V) |
0 to 20 |
ns/V |
1) VIN from 0.8 to 2V
2/7
74V2T08
DC SPECIFICATION
|
|
|
Test Condition |
|
|
|
|
|
Value |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
VCC |
|
|
|
TA = 25°C |
|
-40 to 85°C |
-55 to 125°C |
Unit |
||||
|
|
(V) |
|
|
Min. |
Typ. |
Max. |
Min. |
Max. |
Min. |
Max. |
|
||
|
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
High Level Input |
4.5 to |
|
|
2 |
|
|
|
|
2 |
|
2 |
|
V |
|
Voltage |
5.5 |
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
Low Level Input |
4.5 to |
|
|
|
|
|
|
0.8 |
|
0.8 |
|
0.8 |
V |
|
Voltage |
5.5 |
|
|
|
|
|
|
|
|
|
|
|
|
VOH |
High Level Output |
4.5 |
|
IO=-50 μA |
4.4 |
|
4.5 |
|
|
4.4 |
|
4.4 |
|
V |
|
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.5 |
|
IO=-8 mA |
3.94 |
|
|
|
|
3.8 |
|
3.7 |
|
||
|
|
|
|
|
|
|
|
|
|
|||||
VOL |
Low Level Output |
4.5 |
|
IO=50 μA |
|
|
0.0 |
|
0.1 |
|
0.1 |
|
0.1 |
V |
|
Voltage |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4.5 |
|
IO=8 mA |
|
|
|
|
0.36 |
|
0.44 |
|
0.55 |
||
|
|
|
|
|
|
|
|
|
|
|||||
II |
Input Leakage |
0 to |
|
VI = 5.5V or GND |
|
|
|
|
± 0.1 |
|
± 1 |
|
± 1 |
μA |
|
Current |
5.5 |
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
||
ICC |
Quiescent Supply |
5.5 |
|
VI = VCC or GND |
|
|
|
|
1 |
|
10 |
|
20 |
μA |
|
Current |
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ICC |
Additional Worst |
|
|
One Input at 3.4V, |
|
|
|
|
1.35 |
|
1.5 |
|
1.5 |
mA |
|
Case Supply |
5.5 |
|
other input at VCC |
|
|
|
|
|
|
|
|
|
|
|
Current |
|
|
or GND |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns)
|
|
Test Condition |
|
|
|
|
Value |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
VCC |
CL |
|
TA = 25°C |
|
-40 to 85°C |
-55 to 125°C |
Unit |
||||
|
|
(V) |
(pF) |
|
Min. |
Typ. |
Max. |
Min. |
Max. |
Min. |
Max. |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tPLH tPHL |
Propagation Delay |
5.0(**) |
15 |
|
|
3.8 |
|
5.5 |
1.0 |
6.5 |
1.0 |
7.5 |
ns |
|
Time |
|
|
|
|
|
|
|
|
|
|
|
|
|
5.0(**) |
50 |
|
|
4.3 |
|
6.5 |
1.0 |
7.5 |
1.0 |
8.5 |
||
|
|
|
|
|
|
(*) Voltage range is 3.3V ± 0.3V (**) Voltage range is 5.0V ± 0.5V
CAPACITANCE CHARACTERISTICS
|
|
Test Condition |
|
|
|
|
Value |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
Symbol |
Parameter |
|
TA = 25°C |
|
-40 to 85°C |
-55 to 125°C |
Unit |
||||
|
|
|
|
|
|
|
|
|
|
||
|
|
|
Min. |
Typ. |
Max. |
Min. |
Max. |
Min. |
Max. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CIN |
Input Capacitance |
|
|
4 |
|
10 |
|
10 |
|
10 |
pF |
CPD |
Power Dissipation |
|
|
|
|
|
|
|
|
|
|
|
Capacitance |
|
|
19 |
|
|
|
|
|
|
pF |
|
(note 1) |
|
|
|
|
|
|
|
|
|
|
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/2
3/7