Sony PCG-61611 Schematics

Page Title of schematic page Date

01 02 03 04 05 06 07 08 09 10 11 12

A A

13 14 15 16 17 18 19 Express Card/LED/BT 20 21 22

Page List Block Diagram CPU HT/ CONTROL(1/3) CPU MEMORY(2/3) CPU POWER/GND(3/3) RS880M HT/SPMEM(1/4) RS880M GFX/PCIE(2/4) RS880M SYSTEM(3/4) RS880M POWER(4/4) SB820M PCI/CLK/LPC(1/4) SB820M AUDIO/USB(2/4) SB820M SATA(3/4) SB820M POWER(4/4) DDR3 SODIMMX2 CRT/LVDS HDMI WLAN/HDD/ODD CARD READER(RTS5186)

Codec(ALC269Q-VB5-GR) LAN RTL8111E NPCE781

Rev.

1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B

11/12

11/30 11/12

12/15

12/15 12/07 12/07

12/07 11/12 12/15 11/30 12/15 12/15 12/07 12/15 12/15

Page Title of schematic page Date

23 24 25 26 27 28 29 30 31 32 33 34

KB/USB/FAN/PS VCORE(ISL6265A) 3VPCU&5VPCU(PM6686)

1.5VSUS/VTT_MEM DYN_VCC1.1(OZ8116LN) VCC1.1(OZ8116LN)-7A VCC1.8/0.9/2.5/1.0 POWER(BAT IN / ADA IN/ UL) CHARGER (ISL6252A) SMALL BOARD POWER SEQUENCE CHANGE LIST

Rev.

1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B 1B

12/03

11/30

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

PAGE LIST

AMD

1 34

Danube Block Diagram

RJ45

A A

B B

GLAN

Realtek RTL8111E

WLAN Module

802.11bgn

P21

AMD S1G4 CPU

DDRIII 1333MT/S

Champlain

P17

PCIE-Gen2

638 PIN (uFCPGA)

Hyper Transport LINK0 16x16

RS880M

528 PIN (BGA) 21mm x 21mm

PCIE(X4)

P6-9

P3-5

DDRIII 1333MT/S

LVDS

R/G/B

HDMI

UNBUFFERED DDR3 SODIMM-A

UNBUFFERED DDR3 SODIMM-B

LCD

CRT

HDMI 1.3

P14

P15

P16

HDA Link

SB820M

528 Pin BGA 21mm x 21mm

P10-13

Realtek ALC269Q-VB5-GR

P20

USB 1.1/2.0

SD HC MS DUO

C C

Card Reader

RTK RTS5186

ExpressCard

USB CON*1

P18

USB Slot *3

Camera

ExpressCard *1

Blue Tooth

P15

P19

SATA HDD *1

P17P23

PCI-E *1

SATA

SATA ODD *1

P17

TOUCH PAD

3.3V LPC,33MHZ

INT.K/B

MIC. Jack

SPI BIOS

P23

P22

T/P SWITCH

D D

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Audio Jack

P32

PCU

NPCE781

LED

Power/Speep

NUM/CAPS/SCRL

Wireless

HDD

MS/SD

Charge

INT.SPKR.

Button

POWER

Wireless

ASSIST

VAIO

WEB

P20P32

Digital MIC

P22

Title

Size Document Number Rev

Custom

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

P15

QUANTA

QUANTA COMPUTER

COMPUTER

Block Diagram

AMD

2 34

3A:reserve C182 0.1uF

VCC1.1

C111

C113

4.7U/6.3V_6

D D

VCC1.1 VCC1.1

HT_CADIN_H0 HT_CADIN_L0 HT_CADIN_H1 HT_CADIN_L1 HT_CADIN_H2 HT_CADIN_L2 HT_CADIN_H3 HT_CADIN_L3 HT_CADIN_H4 HT_CADIN_L4 HT_CADIN_H5 HT_CADIN_L5 HT_CADIN_H6 HT_CADIN_L6 HT_CADIN_H7 HT_CADIN_L7 HT_CADIN_H8 HT_CADIN_L8

C C

HT_CADIN_H9 HT_CADIN_L9 HT_CADIN_H10 HT_CADIN_L10 HT_CADIN_H11 HT_CADIN_L11 HT_CADIN_H12 HT_CADIN_L12 HT_CADIN_H13 HT_CADIN_L13 HT_CADIN_H14 HT_CADIN_L14 HT_CADIN_H15 HT_CADIN_L15

HT_CLKIN_H0 HT_CLKIN_L0 HT_CLKIN_H1 HT_CLKIN_L1

HT_CTLIN_H0 HT_CTLIN_L0 HT_CTLIN_H1 HT_CTLIN_L1

B B

C138 0.1u_4C138 0.1u_4

A A

TS_ALERT#11

SHDN#25

C111

4.7U/6.3V_6

D1 D2 D3 D4

E3 E2 E1

F1 G3 G2 G1 H1

J1 K1 L3 L2 L1

M1 N3 N2

E5 F5 F3 F4

G5 H5 H3 H4

K3 K4 L5

M5 M3 M4 N5

J5 K5

P1 P3 P4

HT_CADIN_H[0..15] 6 HT_CADIN_L[0..15] 6 HT_CLKIN_H[0..1] 6 HT_CLKIN_L[0..1] 6 HT_CTLIN_H[0..1] 6 HT_CTLIN_L[0..1] 6

VCC3

1 6 4 5

1.5A(1.8W)

C114

4.7U/6.3V_6

U21A

HT LINK

VLDT_A0 VLDT_A1 VLDT_A2 VLDT_A3

L0_CADIN_H0 L0_CADIN_L0 L0_CADIN_H1 L0_CADIN_L1 L0_CADIN_H2 L0_CADIN_L2 L0_CADIN_H3 L0_CADIN_L3 L0_CADIN_H4 L0_CADIN_L4 L0_CADIN_H5 L0_CADIN_L5 L0_CADIN_H6 L0_CADIN_L6 L0_CADIN_H7 L0_CADIN_L7 L0_CADIN_H8 L0_CADIN_L8 L0_CADIN_H9 L0_CADIN_L9 L0_CADIN_H10 L0_CADIN_L10 L0_CADIN_H11 L0_CADIN_L11 L0_CADIN_H12 L0_CADIN_L12 L0_CADIN_H13 L0_CADIN_L13 L0_CADIN_H14 L0_CADIN_L14 L0_CADIN_H15 L0_CADIN_L15

L0_CLKIN_H0 L0_CLKIN_L0 L0_CLKIN_H1 L0_CLKIN_L1

L0_CTLIN_H0 L0_CTLIN_L0 L0_CTLIN_H1 L0_CTLIN_L1

SOCKET_638_PIN

VCC

SMBCLK SMDATA

ALERT T_CRIT_A GND

G780P81U

L0_CADOUT_H0

L0_CADOUT_L0

L0_CADOUT_H1

L0_CADOUT_L1

L0_CADOUT_H2

L0_CADOUT_L2

L0_CADOUT_H3

L0_CADOUT_L3

L0_CADOUT_H4

L0_CADOUT_L4

L0_CADOUT_H5

L0_CADOUT_L5

L0_CADOUT_H6

L0_CADOUT_L6

L0_CADOUT_H7

L0_CADOUT_L7

L0_CADOUT_H8

L0_CADOUT_L8

L0_CADOUT_H9

L0_CADOUT_L9

L0_CADOUT_H10

L0_CADOUT_L10

L0_CADOUT_H11

L0_CADOUT_L11

L0_CADOUT_H12

L0_CADOUT_L12

L0_CADOUT_H13

L0_CADOUT_L13

L0_CADOUT_H14

L0_CADOUT_L14

L0_CADOUT_H15

L0_CADOUT_L15

L0_CLKOUT_H0

L0_CLKOUT_L0

L0_CLKOUT_H1

L0_CLKOUT_L1

L0_CTLOUT_H0

L0_CTLOUT_L0

L0_CTLOUT_H1

L0_CTLOUT_L1

SMB_CLK

SMB_DAT

7 2

D+

D-

C109

0.22u_4

VLDT_B0 VLDT_B1 VLDT_B2 VLDT_B3

C25

0.22u_4

AE2 AE3 AE4 AE5

AD1 AC1 AC2 AC3 AB1 AA1 AA2 AA3 W2 W3 V1 U1 U2 U3 T1 R1 AD4 AD3 AD5 AC5 AB4 AB3 AB5 AA5 Y5 W5 V4 V3 V5 U5 T4 T3

Y1 W1 Y4 Y3

R2 R3 T5 R5

HT_CADOUT_H[0..15] 6 HT_CADOUT_L[0..15] 6 HT_CLKOUT_H[0..1] 6 HT_CLKOUT_L[0..1] 6 HT_CTLOUT_H[0..1] 6 HT_CTLOUT_L[0..1] 6

THERMDA

C143

C143 220p_4

220p_4

THERMDC

C26

C26 180p_4

180p_4

HT_CADOUT_H0

HT_CADOUT_L0

HT_CADOUT_H1

HT_CADOUT_L1

HT_CADOUT_H2

HT_CADOUT_L2

HT_CADOUT_H3

HT_CADOUT_L3

HT_CADOUT_H4

HT_CADOUT_L4

HT_CADOUT_H5

HT_CADOUT_L5

HT_CADOUT_H6

HT_CADOUT_L6

HT_CADOUT_H7

HT_CADOUT_L7

HT_CADOUT_H8

HT_CADOUT_L8

HT_CADOUT_H9

HT_CADOUT_L9

HT_CADOUT_H10

HT_CADOUT_L10

HT_CADOUT_H11

HT_CADOUT_L11

HT_CADOUT_H12

HT_CADOUT_L12

HT_CADOUT_H13

HT_CADOUT_L13

HT_CADOUT_H14

HT_CADOUT_L14

HT_CADOUT_H15

HT_CADOUT_L15

HT_CLKOUT_H0

HT_CLKOUT_L0

HT_CLKOUT_H1

HT_CLKOUT_L1

HT_CTLOUT_H0

HT_CTLOUT_L0

HT_CTLOUT_H1

HT_CTLOUT_L1

VCC3

SMB_CLK SMB_DAT

VCC3

C27

C27 180p_4

180p_4

3A:R69 change to short pad

HCLK_CPU_C HCLK_CPU#_C

T10T10

CPU_LDT_RST#10

R54 169/F_4R54 169/F_4

CLK_CPU_HTP10 CLK_CPU_HTN10

R69 *short_4R69 *short_4

CPU_LDT_PWRGD10,24 CPU_LDT_STOP#8,10

2/10 add R69 short pad for Guam for debug

1.5VSUS

SMB_CLK

R66 10K_4R66 10K_4

SMB_DAT

R74 10K_4R74 10K_4

R234 1K/F_4R234 1K/F_4 R233 1K/F_4R233 1K/F_4 R231 1K/F_4R231 1K/F_4

TDITDOTCK TMSTRST_Lfor ICT

1B: install R41

4 3

2N7002DW

CPU_SIC CPU_SID CPU_ALERT

1.5VSUS

6 2

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

VCC2.5

C179

4.7U/6.3V_6

VCC1.1



R41 510/F_4R41 510/F_4 R46 510/F_4R46 510/F_4

VCC3

3A:addC291 & C137 change from 0.1u to 180pf for power noise

C153

C154

0.1u_4

1U_4

T11T11

C134 3900p_4C134 3900p_4 C133 3900p_4C133 3900p_4

R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#R_CPU_LDT_RST#

CPU_SIC11 CPU_SID11

R34 44.2/F_4R34 44.2/F_4 R35 44.2/F_4R35 44.2/F_4

T21T21 T13T13 T9T9 T16T16 T4T4

R62 1K/F_4R62 1K/F_4 R72 1K/F_4R72 1K/F_4

T1T1

R9 1K/F_4R9 1K/F_4 R10 1K/F_4R10 1K/F_4 R13 1K/F_4R13 1K/F_4 R14 1K/F_4R14 1K/F_4 R12 1K/F_4R12 1K/F_4 R15 1K/F_4R15 1K/F_4

HCLK_CPU_C HCLK_CPU#_C

CPU_LDT_PWRGD CPU_LDT_STOP# CPU_LDT_REQ#_CPU

CPU_SIC CPU_SID CPU_ALERT

HT_REF0 HT_REF1

CPU_VDD0_FB_H24 CPU_VDD0_FB_L24

CPU_VDD1_FB_H24 CPU_VDD1_FB_L24 CPU_VDDNB_FB_L 24

CPU_DBRDYCPU_DBRDY CPU_TMSCPU_TMS CPU_TCKCPU_TCK CPU_TRST#CPU_TRST# CPU_TDICPU_TDI

CPUTEST23

T3T3

CPUTEST18 CPUTEST19

CPUTEST25H CPUTEST25L

CPUTEST21 CPUTEST20 CPUTEST24 CPUTEST22 CPUTEST12 CPUTEST27

3A:delete R238

U21D

VDDA1

VDDA2

CLKIN_H

CLKIN_L

RESET_L

PWROK

F10

LDTSTOP_L

LDTREQ_L

AF4

SIC

AF5

SID

AE6

ALERT_L

HT_REF0

HT_REF1

VDD0_FB_H

VDD0_FB_L

VDD1_FB_H

AB6

VDD1_FB_L

G10

DBRDY

AA9

TMS

AC9

TCK

AD9

TRST_L

AF9

TDI

AD7

TEST23

H10

TEST18

TEST19

TEST25_H

TEST25_L

AB8

TEST21

AF7

TEST20

AE7

TEST24

AE8

TEST22

AC8

TEST12

AF8

TEST27

TEST9

AA6

TEST6

RSVD1

RSVD2

RSVD3

RSVD4

RSVD5

SOCKET_638_PIN

VSS

RSVD11

SVC SVD

THERMTRIP_L

PROCHOT_L

MEMHOT_L

THERMDC THERMDA

VDDIO_FB_H

VDDIO_FB_L

VDDNB_FB_H

VDDNB_FB_L

DBREQ_L

TDO

TEST28_H

TEST28_L

TEST17 TEST16 TEST15 TEST14

TEST7

TEST10

TEST8

TEST29_H

TEST29_L

RSVD10

RSVD9 RSVD8 RSVD7 RSVD6

M11 W18

A6 A4

AF6 AC7 AA8

W7 W8

W9 Y9

H6 G6

E10 AE9

J7 H8

D7 E7 F7 C7

C3 K8

C9 C8

H18 H19 AA7 D5 C5

CPU_SVC_R CPU_SVD_R

CPU_THERMTRIP#_LCPU_THERMTRIP#_LCPU_THERMTRIP#_LCPU_THERMTRIP#_LCPU_THERMTRIP#_LCPU_THERMTRIP#_L CPU_PROCHOT#CPU_PROCHOT# CPU_MEMHOT#_L

THERMDC THERMDA

CPU_VDDNB_FB_H 24

CPU_DBREQ# CPU_TDOCPU_TDO

T6T6 T7T7

T12T12 T8T8

R44 *301/F_4R44 *301/F_4 R67 *301/F_4R67 *301/F_4

CPUTEST29H

CPUTEST29L

3A:delete R51,R50

BATT_SCK 22,30

BATT_SDA 22,30

3A:delete con20 & C31 & C267

C291

180p_4

C137

180p_4

1 3

R58 301/F_4R58 301/F_4 R55 *301/F_4R55 *301/F_4 R64 301/F_4R64 301/F_4

R52 301/F_4R52 301/F_4

Q3 MMBT3904

MMBT3904

C182

C182 *0.1u_4

*0.1u_4

CPU_THERMTRIP# 11

T33T33 T14T14

1.5VSUS

CPU_THERMTRIP#_L

CPU_LDT_RST# CPU_LDT_REQ#_CPU CPU_LDT_PWRGD

CPU_LDT_STOP#

R19 10K_4R19 10K_4

R18 1K/F_4R18 1K/F_4

3A:reserve C184 0.1uF

R32 1K/F_4R32 1K/F_4

C184

C184 *0.1u_4

*0.1u_4

CPU_PROCHOT22 CPU_PROCHOT# 10

1.5VSUS

R33 *0_4R33 *0_4

3A:change Prochot to meet NEO.

Q28

R40 301/F_4R40 301/F_4

T5T5

1.5VSUS

CPU_MEMHOT#_L

1.5VSUS

R27

R27 *1K/F_4

*1K/F_4

1.5VSUS

R31

R31 *10K_4

*10K_4

Q4 *MMBT3904

*MMBT3904

Q28 2N7002E

2N7002E

MEMHOT# 10,14

S1g4 does not support MEMHOT#

VFIX MODE

R73

80.6/F_4

SVC SVD Voltage Output

0 0 0 1 1

VCC1.5

CPU_SVC_RCPU_SVC_R CPU_SVD_RCPU_SVD_RCPU_SVD_RCPU_SVD_R

R61 *301/F_4R61 *301/F_4 R45 *301/F_4R45 *301/F_4

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Custom

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

VID Override Circuit

1.1V 1 0 1

R48 1K/F_4R48 1K/F_4 R53 1K/F_4R53 1K/F_4

CPU HT/CONTROL(1/3)

AMD

1.0V

0.9V

0.8V

3 34

CPU_SVC 24 CPU_SVD 24

VCC1.5

1.5VSUS

3A:delete R11

R17 39.2/F_4R17 39.2/F_4

D D

C C

B B

A A

R16 39.2/F_4R16 39.2/F_4

C19

C19 1U_4

1U_4

M_A_A[15:0]14 M_B_A[15:0] 14

M_A_RST#14 M_A_ODT014

M_A_ODT114

M_A_CS#014 M_A_CS#114

M_A_CKE014 M_A_CKE114

M_A_CLK014 M_A_CLK0#14

M_A_CLK114 M_A_CLK1#14 M_B_CLK1# 14

M_A_BS014 M_A_BS114 M_A_BS214

M_A_RAS#14 M_A_CAS#14 M_A_WE#14

VCC0.9

0.75A(0.675W)

C129

4.7U/6.3V_6

VCC0.9

C128

C128 1000p_4

1000p_4

VCC0.9 VCC0.9

U21B

D10

VDDR1

MEM:CMD/CTRL/CLK

VDDR2 VDDR3 VDDR4

MEMZP MEMZN

MA_RESET_L MA0_ODT0

MA0_ODT1 MA1_ODT0 MA1_ODT1

MA0_CS_L0 MA0_CS_L1 MA1_CS_L0 MA1_CS_L1

MA_CKE0 MA_CKE1

MA_CLK_H5 MA_CLK_L5 MA_CLK_H1 MA_CLK_L1 MA_CLK_H7 MA_CLK_L7 MA_CLK_H4 MA_CLK_L4

MA_ADD0 MA_ADD1 MA_ADD2 MA_ADD3 MA_ADD4 MA_ADD5 MA_ADD6 MA_ADD7 MA_ADD8 MA_ADD9 MA_ADD10 MA_ADD11 MA_ADD12 MA_ADD13 MA_ADD14 MA_ADD15

MA_BANK0 MA_BANK1 MA_BANK2

MA_RAS_L MA_CAS_L MA_WE_L

SOCKET_638_PIN

C20

4.7U/6.3V_6

C24

C24 1000p_4

1000p_4

VDDR_SENSE

MB_RESET_L

MB0_CS_L0 MB0_CS_L1 MB1_CS_L0

MB_CLK_H5

MB_CLK_L5

MB_CLK_H1

MB_CLK_L1

MB_CLK_H7

MB_CLK_L7

MB_CLK_H4

MB_CLK_L4

C127

C127 180p_4

180p_4

M_ZP M_ZN

M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15

C21

4.7U/6.3V_6

C124

C124 1000p_4

1000p_4

C10 B10

AD10

AF10

AE10

H16

T19 V22 U21 V19

T20 U19 U20 V20

J22 J20

N19 N20

E16 F16 Y16

AA16

P19 P20

N21 M20 N22 M19 M22

L20

M24

L21 L19 K22 R21 L22 K20 V24 K24 K19

R20 R23

J21

R19

T22 T24

C132

4.7U/6.3V_6

C47

C47 1000p_4

1000p_4

VDDR5 VDDR6 VDDR7 VDDR8 VDDR9

MEMVREF

MB0_ODT0 MB0_ODT1 MB1_ODT0

MB_CKE0 MB_CKE1

MB_ADD0 MB_ADD1 MB_ADD2 MB_ADD3 MB_ADD4 MB_ADD5 MB_ADD6 MB_ADD7 MB_ADD8

MB_ADD9 MB_ADD10 MB_ADD11 MB_ADD12 MB_ADD13 MB_ADD14 MB_ADD15

MB_BANK0 MB_BANK1 MB_BANK2

MB_RAS_L MB_CAS_L

MB_WE_L

C23

0.22u_4

C121

C121 180p_4

180p_4

CPU_VDDR35W->0.9V 45W->1.05V

VCC0.9

W10 AC10 AB10 AA10 A10

Y10 W17 B18 W26

W23 Y26

V26 W25 U22

J25 H26

P22 R22 A17 A18 AF18 AF17 R26 R25

P24 N24 P26 N23 N26 L23 N25 L24 M26 K26 T26 L26 L25 W24 J23 J24

R24 U26 J26

U25 U24 U23

C39

0.22u_4

C125

C125 180p_4

180p_4

R29

R29 *0_4

*0_4

MEMVREF_CPU

M_B_RST# 14 M_B_ODT0 14

M_B_ODT1 14

M_B_CS#0 14 M_B_CS#1 14

M_B_CKE0 14 M_B_CKE1 14

M_B_CLK0 14 M_B_CLK0# 14

M_B_CLK1 14

M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15

M_B_BS0 14 M_B_BS1 14 M_B_BS2 14

M_B_RAS# 14 M_B_CAS# 14 M_B_WE# 14

C122

0.22u_4

C123

C123 180p_4

180p_4

CPU_VTT_SENSE 26

C126

0.22u_4

1.5VSUS

R30

R30 1K/F_4

1K/F_4

R28

R28 1K/F_4

1K/F_4

VTT_MEM

R26

R26 *0_4

*0_4

C43

0.1u_4

Reserved

C52

C52 1000p_4

1000p_4

Processor Memory Interface

U21C

M_B_DQ[0:63]14 M_A_DQ[63:0] 14

M_B_DM[0:7]14 M_A_DM[7:0] 14

M_B_DQS[7:0]14

M_B_DQS#[7:0]14

M_B_DQ0 M_A_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63

M_B_DM0 M_B_DM1 M_B_DM2 M_B_DM3 M_B_DM4 M_B_DM5 M_B_DM6 M_B_DM7

M_B_DQS0

M_B_DQS#0

M_B_DQS1

M_B_DQS#1 M_B_DQS2 M_B_DQS#2 M_B_DQS3 M_B_DQS#3 M_B_DQS4 M_B_DQS#4 M_B_DQS5 M_B_DQS#5 M_B_DQS6 M_B_DQS#6 M_B_DQS7 M_B_DQS#7

U21C

C11 A11 A14 B14 G11 E11 D12 A13 A15 A16 A19 A20 C14 D14 C18 D18 D20 A21 D24 C25 B20 C20 B24 C24 E23 E24 G25 G26 C26 D26 G23

G24 AA24 AA23 AD24 AE24 AA26 AA25 AD26 AE25 AC22 AD22 AE20 AF20 AF24 AF23 AC20 AD20 AD18 AE18 AC14 AD14 AF19 AC18 AF16 AF15 AF13 AC12 AB11

Y11 AE14 AF14 AF11 AD11

A12

B16

A22

E25 AB26 AE22 AC16 AD12

C12

B12

D16

C16

A24

A23

F26

E26 AC25 AC26 AF21 AF22 AE16 AD16 AF12 AE12

SOCKET_638_PIN

MB_DATA0 MB_DATA1 MB_DATA2 MB_DATA3 MB_DATA4 MB_DATA5 MB_DATA6 MB_DATA7 MB_DATA8 MB_DATA9 MB_DATA10 MB_DATA11 MB_DATA12 MB_DATA13 MB_DATA14 MB_DATA15 MB_DATA16 MB_DATA17 MB_DATA18 MB_DATA19 MB_DATA20 MB_DATA21 MB_DATA22 MB_DATA23 MB_DATA24 MB_DATA25 MB_DATA26 MB_DATA27 MB_DATA28 MB_DATA29 MB_DATA30 MB_DATA31 MB_DATA32 MB_DATA33 MB_DATA34 MB_DATA35 MB_DATA36 MB_DATA37 MB_DATA38 MB_DATA39 MB_DATA40 MB_DATA41 MB_DATA42 MB_DATA43 MB_DATA44 MB_DATA45 MB_DATA46 MB_DATA47 MB_DATA48 MB_DATA49 MB_DATA50 MB_DATA51 MB_DATA52 MB_DATA53 MB_DATA54 MB_DATA55 MB_DATA56 MB_DATA57 MB_DATA58 MB_DATA59 MB_DATA60 MB_DATA61 MB_DATA62 MB_DATA63

MB_DM0 MB_DM1 MB_DM2 MB_DM3 MB_DM4 MB_DM5 MB_DM6 MB_DM7

MB_DQS_H0 MB_DQS_L0 MB_DQS_H1 MB_DQS_L1 MB_DQS_H2 MB_DQS_L2 MB_DQS_H3 MB_DQS_L3 MB_DQS_H4 MB_DQS_L4 MB_DQS_H5 MB_DQS_L5 MB_DQS_H6 MB_DQS_L6 MB_DQS_H7 MB_DQS_L7

MEM:DATA

MA_DATA0 MA_DATA1 MA_DATA2 MA_DATA3 MA_DATA4 MA_DATA5 MA_DATA6 MA_DATA7 MA_DATA8

MA_DATA9 MA_DATA10 MA_DATA11 MA_DATA12 MA_DATA13 MA_DATA14 MA_DATA15 MA_DATA16 MA_DATA17 MA_DATA18 MA_DATA19 MA_DATA20 MA_DATA21 MA_DATA22 MA_DATA23 MA_DATA24 MA_DATA25 MA_DATA26 MA_DATA27 MA_DATA28 MA_DATA29 MA_DATA30 MA_DATA31 MA_DATA32 MA_DATA33 MA_DATA34 MA_DATA35 MA_DATA36 MA_DATA37 MA_DATA38 MA_DATA39 MA_DATA40 MA_DATA41 MA_DATA42 MA_DATA43 MA_DATA44 MA_DATA45 MA_DATA46 MA_DATA47 MA_DATA48 MA_DATA49 MA_DATA50 MA_DATA51 MA_DATA52 MA_DATA53 MA_DATA54 MA_DATA55 MA_DATA56 MA_DATA57 MA_DATA58 MA_DATA59 MA_DATA60 MA_DATA61 MA_DATA62 MA_DATA63

MA_DM0 MA_DM1 MA_DM2 MA_DM3 MA_DM4 MA_DM5 MA_DM6 MA_DM7

MA_DQS_H0

MA_DQS_L0

MA_DQS_H1

MA_DQS_L1

MA_DQS_H2

MA_DQS_L2

MA_DQS_H3

MA_DQS_L3

MA_DQS_H4

MA_DQS_L4

MA_DQS_H5

MA_DQS_L5

MA_DQS_H6

MA_DQS_L6

MA_DQS_H7

MA_DQS_L7

G12 F12 H14 G14 H11 H12 C13 E13 H15 E15 E17 H17 E14 F14 C17 G17 G18 C19 D22 E20 E18 F18 B22 C23 F20 F22 H24 J19 E21 E22 H20 H22 Y24 AB24 AB22 AA21 W22 W21 Y22 AA22 Y20 AA20 AA18 AB18 AB21 AD21 AD19 Y18 AD17 W16 W14 Y14 Y17 AB17 AB15 AD15 AB13 AD13 Y12 W11 AB14 AA14 AB12 AA12

E12 C15 E19 F24 AC24 Y19 AB16 Y13

G13 H13 G16 G15 C22 C21 G22 G21 AD23 AC23 AB19 AB20 Y15 W15 W12 W13

M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63

M_A_DM0 M_A_DM1 M_A_DM2 M_A_DM3 M_A_DM4 M_A_DM5 M_A_DM6 M_A_DM7

M_A_DQS0 M_A_DQS#0 M_A_DQS1 M_A_DQS#1 M_A_DQS2 M_A_DQS#2 M_A_DQS3 M_A_DQS#3 M_A_DQS4 M_A_DQS#4 M_A_DQS5 M_A_DQS#5 M_A_DQS6 M_A_DQS#6 M_A_DQS7 M_A_DQS#7

M_A_DQS[7:0] 14 M_A_DQS#[7:0] 14

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Size Document Number Rev

Custom

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

CPU MEMORY(2/3)

AMD

4 34

Socket Type QCI P/N

Normal

90 degree

D D

VDDNB_CORE

C C

1.5VSUS

B B

DG0^8000018

DG0^8000023

U21E

VDD_1

VDD_2

VDD_3

J11

VDD_4

J13

VDD_5

J15

VDD_6

VDD_7

K10

VDD_8

K12

VDD_9

K14

VDD_10

VDD_11

VDD_12

VDD_13

L11

VDD_14

L13

VDD_15

L15

VDD_16

VDD_17

VDD_18

VDD_19

M10

VDD_20

VDD_21

VDD_22

N11

VDD_23

K16

VDDNB_1

M16

VDDNB_2

P16

VDDNB_3

T16

VDDNB_4

V16

VDDNB_5

H25

VDDIO1

J17

VDDIO2

K18

VDDIO3

K21

VDDIO4

K23

VDDIO5

K25

VDDIO6

L17

VDDIO7

M18

VDDIO8

M21

VDDIO9

M23

VDDIO10

M25

VDDIO11

N17

VDDIO12

SOCKET_638_PIN

U21F

VDD_COREVDD_CORE

VDD_24

P10

VDD_25

VDD_26

VDD_27

VDD_28

R11

VDD_29

VDD_30

VDD_31

VDD_32

T10

VDD_33

T12

VDD_34

T14

VDD_35

VDD_36

VDD_37

U11

VDD_38

U13

VDD_39

U15

VDD_40

VDD_41

VDD_42

V10

VDD_43

V12

VDD_44

V14

VDD_45

VDD_46

VDD_47

AC4

VDD_48

AD2

VDD_49

Y25

VDDIO27

V25

VDDIO26

V23

VDDIO25

V21

VDDIO24

V18

VDDIO23

U17

VDDIO22

T25

VDDIO21

T23

VDDIO20

T21

VDDIO19

T18

VDDIO18

R17

VDDIO17

P25

VDDIO16

P23

VDDIO15

P21

VDDIO14

P18

VDDIO13

1.5VSUS

AA4 AA11 AA13 AA15 AA17 AA19

AB2

AB7

AB9 AB23 AB25 AC11 AC13 AC15 AC17 AC19 AC21

AD6

AD8 AD25 AE11 AE13 AE15 AE17 AE19 AE21 AE23

B11

B13

B15

B17

B19

B21

B23

B25

D11

D13

D15

D17

D19

D21

D23

D25

H21

H23

B4 B6 B8 B9

D6 D8 D9

F2 F11 F13 F15 F17 F19 F21 F23 F25

U21F

VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65

SOCKET_638_PIN

VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98

VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129

J6 J8 J10 J12 J14 J16 J18 K2 K7 K9 K11 K13 K15 K17 L6 L8 L10 L12 L14 L16 L18 M7 M9 AC6 M17 N4 N8 N10 N16 N18 P2 P7 P9 P11 P17 R8 R10 R16 R18 T7 T9 T11 T13 T15 T17 U4 U6 U8 U10 U12 U14 U16 U18 V2 V7 V9 V11 V13 V15 V17 W6 Y21 Y23 N6

VDD_CORE

C68

C68 10U/6.3V_8

10U/6.3V_8

VDD_CORE

C48

4.7U/6.3V_6

VDDNB_CORE

C73

C73 10U/6.3V_8

10U/6.3V_8

BOTTOM SIDE DECOUPLING

C44

C106

0.1u_4

C44 10U/6.3V_8

10U/6.3V_8

1.5VSUS

C49

C49 10U/6.3V_8

10U/6.3V_8

C99

C99 10U/6.3V_8

10U/6.3V_8

C102

C102 10U/6.3V_8

10U/6.3V_8

C54

4.7U/6.3V_6

+1.1V I(max):3A Power:3.3W

C90

C90 10U/6.3V_8

10U/6.3V_8

C72

C72 10U/6.3V_8

10U/6.3V_8

C94

0.1u_4

C80

C80 10U/6.3V_8

10U/6.3V_8

C36

C36 10U/6.3V_8

10U/6.3V_8

C79

C79 10U/6.3V_8

10U/6.3V_8

C78

C78 10U/6.3V_8

10U/6.3V_8

C63

C63 10U/6.3V_8

10U/6.3V_8

DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE

1.5VSUS

+1.5V I(max):2A Power:3.6W

C84

C84 1U_4

1U_4

C98

0.1u_4

C95

C95 1U_4

1U_4

C93

0.1u_4

C51

C51 1U_4

1U_4

C65

0.01u_4

C61

C61 1U_4

1U_4

C100

0.01u_4

C71

0.1u_4

C74

0.01u_4

C59

0.1u_4

C66

C66 10U/6.3V_8

10U/6.3V_8

C89

C89 10U/6.3V_8

10U/6.3V_8

C103

0.1u_4

BK1

BK1 CPU_BKT/SECC/M2.5/NUT=3/3P

CPU_BKT/SECC/M2.5/NUT=3/3P

A A

QUANTA

Title

Size Document Number Rev

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

Size Document Number Rev

Custom

Date: Sheet of

QUANTA COMPUTER

COMPUTER

Saturday, March 20, 2010

CPU POWER/GND(3/3)

AMD

5 34

HT_CADOUT_H0 HT_CADOUT_L0 HT_CADOUT_H1 HT_CADOUT_L1 HT_CADOUT_H2

HT_CADIN_H[0:15]3

HT_CADIN_L[0:15]3

HT_CLKIN_H[0:1]3

HT_CLKIN_L[0:1]3

D D

HT_CTLIN_H[0:1]3

HT_CTLIN_L[0:1]3

HT_CADOUT_H[0:15]3

HT_CADOUT_L[0:15]3

HT_CLKOUT_H[0:1]3

HT_CLKOUT_L[0:1]3

HT_CTLOUT_H[0:1]3

HT_CTLOUT_L[0:1]3

C C

HT_CADOUT_L2 HT_CADOUT_H3 HT_CADOUT_L3 HT_CADOUT_H4 HT_CADOUT_L4 HT_CADOUT_H5 HT_CADOUT_L5 HT_CADOUT_H6 HT_CADOUT_L6 HT_CADOUT_H7 HT_CADOUT_L7

HT_CADOUT_H8 HT_CADOUT_L8 HT_CADOUT_H9 HT_CADOUT_L9 HT_CADOUT_H10 HT_CADOUT_L10 HT_CADOUT_H11 HT_CADOUT_L11 HT_CADOUT_H12 HT_CADOUT_L12 HT_CADOUT_H13 HT_CADOUT_L13 HT_CADOUT_H14 HT_CADOUT_L14 HT_CADOUT_H15 HT_CADOUT_L15

HT_CLKOUT_H0 HT_CLKOUT_L0 HT_CLKOUT_H1 HT_CLKOUT_L1

HT_CTLOUT_H0 HT_CTLOUT_L0 HT_CTLOUT_H1 HT_CTLOUT_L1

R241 301/F_4R241 301/F_4

HT_RXCALP HT_TXCALP

AC24 AC25 AB25 AB24 AA24 AA25

W21 W20

AB23 AA22

Y25 Y24 V22 V23 V25 V24 U24 U25 T25 T24 P22 P23 P25 P24 N24 N25

Y22 Y23

V21 V20 U20 U21 U19 U18

T22 T23

M22 M23 R21 R20

C23 A24

U24A

HT_RXCAD0P HT_RXCAD0N HT_RXCAD1P HT_RXCAD1N HT_RXCAD2P HT_RXCAD2N HT_RXCAD3P HT_RXCAD3N HT_RXCAD4P HT_RXCAD4N HT_RXCAD5P HT_RXCAD5N HT_RXCAD6P HT_RXCAD6N HT_RXCAD7P HT_RXCAD7N

HT_RXCAD8P HT_RXCAD8N HT_RXCAD9P HT_RXCAD9N HT_RXCAD10P HT_RXCAD10N HT_RXCAD11P HT_RXCAD11N HT_RXCAD12P HT_RXCAD12N HT_RXCAD13P HT_RXCAD13N HT_RXCAD14P HT_RXCAD14N HT_RXCAD15P HT_RXCAD15N

HT_RXCLK0P HT_RXCLK0N HT_RXCLK1P HT_RXCLK1N

HT_RXCTL0P HT_RXCTL0N HT_RXCTL1P HT_RXCTL1N

HT_RXCALP HT_RXCALN

RS880M

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_TXCAD0P HT_TXCAD0N HT_TXCAD1P HT_TXCAD1N HT_TXCAD2P HT_TXCAD2N HT_TXCAD3P HT_TXCAD3N HT_TXCAD4P HT_TXCAD4N HT_TXCAD5P HT_TXCAD5N HT_TXCAD6P HT_TXCAD6N HT_TXCAD7P HT_TXCAD7N

HT_TXCAD8P HT_TXCAD8N HT_TXCAD9P HT_TXCAD9N

HT_TXCAD10P

HT_TXCAD10N

HT_TXCAD11P

HT_TXCAD11N

HT_TXCAD12P

HT_TXCAD12N

HT_TXCAD13P

HT_TXCAD13N

HT_TXCAD14P

HT_TXCAD14N

HT_TXCAD15P

HT_TXCAD15N

HT_TXCLK0P

HT_TXCLK0N

HT_TXCLK1P

HT_TXCLK1N

HT_TXCTL0P

HT_TXCTL0N

HT_TXCTL1P

HT_TXCTL1N

HT_TXCALP

HT_TXCALN

HT_CADIN_H0

D24

HT_CADIN_L0

D25

HT_CADIN_H1

E24

HT_CADIN_L1

E25

HT_CADIN_H2

F24

HT_CADIN_L2

F25

HT_CADIN_H3

F23

HT_CADIN_L3

F22

HT_CADIN_H4

H23

HT_CADIN_L4

H22

HT_CADIN_H5

J25

HT_CADIN_L5

J24

HT_CADIN_H6

K24

HT_CADIN_L6

K25

HT_CADIN_H7

K23

HT_CADIN_L7

K22

HT_CADIN_H8

F21

HT_CADIN_L8

G21

HT_CADIN_H9

G20

HT_CADIN_L9

H21

HT_CADIN_H10

J20

HT_CADIN_L10

J21

HT_CADIN_H11

J18

HT_CADIN_L11

K17

HT_CADIN_H12

L19

HT_CADIN_L12

J19

HT_CADIN_H13

M19

HT_CADIN_L13

L18

HT_CADIN_H14

M21

HT_CADIN_L14

P21

HT_CADIN_H15

P18

HT_CADIN_L15

M18

HT_CLKIN_H0

H24

HT_CLKIN_L0

H25

HT_CLKIN_H1

L21

HT_CLKIN_L1

L20

HT_CTLIN_H0

M24

HT_CTLIN_L0

M25

HT_CTLIN_H1

P19

HT_CTLIN_L1

R18 B24

B25

HT_TXCALNHT_RXCALN

R242 301/F_4R242 301/F_4

This block is for UMA RS880M only , RX881 can remove all component

U24D

AB12 AE16

V11 AE15 AA12 AB16 AB14 AD14 AD13 AD15 AC16

B B

A A

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

AE13 AC14

AD16 AE17 AD17

W12

AD18 AB13 AB18

W14

AE12 AD12

Y14

Y12

V14

V15

RS880M

MEM_A0(NC) MEM_A1(NC) MEM_A2(NC) MEM_A3(NC) MEM_A4(NC) MEM_A5(NC) MEM_A6(NC) MEM_A7(NC) MEM_A8(NC) MEM_A9(NC) MEM_A10(NC) MEM_A11(NC) MEM_A12(NC) MEM_A13(NC)

MEM_BA0(NC) MEM_BA1(NC) MEM_BA2(NC)

MEM_RASb(NC) MEM_CASb(NC) MEM_WEb(NC) MEM_CSb(NC) MEM_CKE(NC) MEM_ODT(NC)

MEM_CKP(NC) MEM_CKN(NC)

MEM_COMPP(NC) MEM_COMPN(NC)

PAR 4 OF 6

MEM_DQ0/DVO_VSYNC(NC)

MEM_DQ1/DVO_HSYNC(NC)

MEM_DQ2/DVO_DE(NC) MEM_DQ3/DVO_D0(NC)

MEM_DQ5/DVO_D1(NC) MEM_DQ6/DVO_D2(NC) MEM_DQ7/DVO_D4(NC) MEM_DQ8/DVO_D3(NC)

MEM_DQ9/DVO_D5(NC) MEM_DQ10/DVO_D6(NC) MEM_DQ11/DVO_D7(NC)

MEM_DQ12(NC)

MEM_DQ13/DVO_D9(NC)

MEM_DQ14/DVO_D10(NC) MEM_DQ15/DVO_D11(NC)

MEM_DQS0P/DVO_IDCKP(NC) MEM_DQS0N/DVO_IDCKN(NC)

MEM_DQS1P(NC) MEM_DQS1N(NC)

MEM_DM1/DVO_D8(NC)

SBD_MEM/DVO_I/F

IOPLLVDD18(NC)

MEM_VREF(NC)

MEM_DQ4(NC)

MEM_DM0(NC)

IOPLLVDD(NC) IOPLLVSS(NC)

AA18 AA20 AA19 Y19 V17 AA17 AA15 Y15 AC20 AD19 AE22 AC18 AB20 AD22 AC22 AD21

Y17 W18 AD20 AE21

3A:R47 and R49 change from 0ohm to short pad

W17 AE19

+1.8_IOPLLVDD18_NB+1.8_IOPLLVDD18_NB+1.8_IOPLLVDD18_NB+1.8_IOPLLVDD18_NB

AE23

+1.1V_IOPLLVDD+1.1V_IOPLLVDD+1.1V_IOPLLVDD+1.1V_IOPLLVDD

AE24 AD23 AE18

R47 *short_6R47 *short_6 R49 *short_6R49 *short_6

3A:R56 & R63 delete

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Custom

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

RS880M HT/SPMEM(1/4)

AMD

15mA

VCC1.8 VCC1.1

26mA

6 34

U24B

GFX_RX0P

GFX_RX0N

GFX_RX1P

GFX_RX1N

D D

C C

PCIE_RXP021 PCIE_RXN021

B B

A A

PCIE_RXN317

A_TX0P10 A_TX0N10 A_TX1P10 A_TX1N10 A_TX2P10 A_TX2N10 A_TX3P10 A_TX3N10

GFX_RX2P

GFX_RX2N

GFX_RX3P

GFX_RX3N

GFX_RX4P

GFX_RX4N

GFX_RX5P

GFX_RX5N

GFX_RX6P

GFX_RX6N

GFX_RX7P

GFX_RX7N

GFX_RX8P

GFX_RX8N

GFX_RX9P

GFX_RX9N

GFX_RX10P

GFX_RX10N

GFX_RX11P

GFX_RX11N

GFX_RX12P

GFX_RX12N

GFX_RX13P

GFX_RX13N

GFX_RX14P

GFX_RX14N

GFX_RX15P

GFX_RX15N

AE3

GPP_RX0P

AD4

GPP_RX0N

AE2

GPP_RX1P

AD3

GPP_RX1N

AD1

GPP_RX2P

AD2

GPP_RX2N

GPP_RX3P

GPP_RX3N

GPP_RX4P

GPP_RX4N

GPP_RX5P

GPP_RX5N

AA8

SB_RX0P

SB_RX0N

AA7

SB_RX1P

SB_RX1N

AA5

SB_RX2P

AA6

SB_RX2N

SB_RX3P

SB_RX3N

RS880M

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

PART 2 OF 6

PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB

PCE_CALRP(PCE_BCALRP)

PCE_CALRN(PCE_BCALRN)

GFX_TX0P GFX_TX0N GFX_TX1P GFX_TX1N GFX_TX2P GFX_TX2N GFX_TX3P GFX_TX3N GFX_TX4P GFX_TX4N GFX_TX5P GFX_TX5N GFX_TX6P GFX_TX6N GFX_TX7P GFX_TX7N GFX_TX8P GFX_TX8N GFX_TX9P GFX_TX9N

GFX_TX10P

GFX_TX10N

GFX_TX11P

GFX_TX11N

GFX_TX12P

GFX_TX12N

GFX_TX13P

GFX_TX13N

GFX_TX14P

GFX_TX14N

GFX_TX15P

GFX_TX15N

GPP_TX0P GPP_TX0N GPP_TX1P GPP_TX1N GPP_TX2P GPP_TX2N GPP_TX3P GPP_TX3N GPP_TX4P GPP_TX4N GPP_TX5P GPP_TX5N

SB_TX0P SB_TX0N SB_TX1P SB_TX1N SB_TX2P SB_TX2N SB_TX3P SB_TX3N

INT_HDMI_TXDP2_C

INT_HDMI_TXDN2_C

INT_HDMI_TXDP1_C

INT_HDMI_TXDN1_C

INT_HDMI_TXDP0_C

INT_HDMI_TXDN0_C

INT_HDMI_TXCP_C

INT_HDMI_TXCN_C

D2 E2 E1 F4 F3 F1 F2 H4 H3 H1 H2 J2 J1 K4 K3 K1 K2 M4 M3 M1 M2 N2 N1 P1 P2

PCIE_TXP0_C

AC1

PCIE_TXN0_C

AC2 AB4 AB3 AA2 AA1

PCIE_TXP3_C

PCIE_TXN3_C

Y2 Y4 Y3 V1 V2

A_RX0P_C

AD7

A_RX0N_C

AE7

A_RX1P_C

AE6

A_RX1N_C

AD6

A_RX2P_C

AB6

A_RX2N_C

AC6

A_RX3P_C

AD5

A_RX3N_C

AE5

NB_PCIECALRP

AC8

NB_PCIECALRN

AB8

C407 0.1u_4C407 0.1u_4 C406 0.1u_4C406 0.1u_4 C409 0.1u_4C409 0.1u_4 C408 0.1u_4C408 0.1u_4 C411 0.1u_4C411 0.1u_4 C410 0.1u_4C410 0.1u_4 C413 0.1u_4C413 0.1u_4 C412 0.1u_4C412 0.1u_4

C420 0.1u_4C420 0.1u_4 C405 0.1u_4C405 0.1u_4

C415 0.1u_4C415 0.1u_4 C414 0.1u_4C414 0.1u_4

C384 0.1u_4C384 0.1u_4 C382 0.1u_4C382 0.1u_4 C387 0.1u_4C387 0.1u_4 C390 0.1u_4C390 0.1u_4 C402 0.1u_4C402 0.1u_4 C399 0.1u_4C399 0.1u_4 C391 0.1u_4C391 0.1u_4 C394 0.1u_4C394 0.1u_4

R247 1.27K/F_4R247 1.27K/F_4 R248 2K/F_4R248 2K/F_4

PCIE_TXP0 21 PCIE_TXN0 21

PCIE_TXP3 17PCIE_RXP317

PCIE_TXN3 17

A_RX0P 10

A_RX0N 10

A_RX1P 10

A_RX1N 10

A_RX2P 10

A_RX2N 10

A_RX3P 10

A_RX3N 10

Close NB within 1"

INT_HDMI_TXDP2 16 INT_HDMI_TXDN2 16 INT_HDMI_TXDP1 16 INT_HDMI_TXDN1 16 INT_HDMI_TXDP0 16 INT_HDMI_TXDN0 16 INT_HDMI_TXCP 16 INT_HDMI_TXCN 16

GLAN

WLAN

VCC1.1

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Custom

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

COMPUTER

RS880M GFX/PCIE(2/4)

AMD

7 34

*short_4

110mA

R83

VCC3 VCC1.8

D D

*short_4

*short_4 *short_4

*short_4

R83 R77

R77 R65

R65

20mA 4mA

VCC3_AVDDVCC3_AVDD VCC1.8_AVDDDIVCC1.8_AVDDDI VCC1.8_AVDDQ

C141

2.2U/6.3V_6

C152

2.2U/6.3V_6

C192

0.1u_4

3A: change R83,R77,R65,R253,R71,R57,R91 to short pad

*short_4

65mA

R253

*short_4

*short_4 *short_4

*short_4

R253

R71

R71 R57

R57 R91

R91

20mA 20mA 120mA

VCC1.1

VCC1.8

C C

B B

Enables Debug Bus acess through memory I/O pads and GPIO. 0 : Enable RS880M , Default 1 : Disable RS880M

A A

Indicates if memory Side port is available or not 0: Enable side port memory 1: Disable side port memory

VCC1.1_PLLVDDVCC1.1_PLLVDD

C383 2.2U/6.3V_6C383 2.2U/6.3V_6

VCC1.8_PLLVDD18 VCC1.8_VDDA18HTPLL VCC1.8_VDDA18PCIEPLL

C212

2.2U/6.3V_6

C135

2.2U/6.3V_6

VCC3

3A:R86 change from 301ohm to 1Kohm

C146

2.2U/6.3V_6

VCC1.1

R103

R103 *4.7K_4

*4.7K_4

R101

R101 *4.7K_4

*4.7K_4

R262 4.7K_4R262 4.7K_4

R259 4.7K_4R259 4.7K_4

ALLOW_LDTSTOP10

CLK_NB_REF_DISP10 CLK_NB_REF_DISN10

CRT_VSYNC

R264 *4.7K_4R264 *4.7K_4

CRT_HSYNC

R339 *4.7K_4R339 *4.7K_4

VCC3_AVDD VCC1.8_AVDDDI VCC1.8_AVDDQ

T18T18 T17T17

T15T15

CRT_R15 CRT_G15 CRT_B15

VCC1.8

NB_PWRGD11

R106 *4.7K_4R106 *4.7K_4

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

R75 140/F_4R75 140/F_4 R60 150/F_4R60 150/F_4 R59 150/F_4R59 150/F_4

CRT_HSYNC15 CRT_VSYNC15

CRT_SDA15 CRT_SCL15

R342 715/F_4R342 715/F_4

VCC1.1_PLLVDD VCC1.8_PLLVDD18

VCC1.8_VDDA18HTPLL

R86

R86 1K/F_4

1K/F_4

VCC1.8_VDDA18PCIEPLL

NB_PLTRST#10

3A: delete R252

VCC1.8

R256 1K/F_4R256 1K/F_4

INT_LVDS_SDA15 INT_LVDS_SCK15

R340 *150/F_4R340 *150/F_4

CRT_HSYNC CRT_VSYNC

CRT_RSET

NB_LDT_STOP#

CLK_NB_HTP10 CLK_NB_HTN10

R104 4.7K_4R104 4.7K_4 R107 4.7K_4R107 4.7K_4

CLK_SBLINKP210 CLK_SBLINKN210

INT_HDMI_SDA16 INT_HDMI_SCL16

DYN_PWR_EN27

CPU_LDT_STOP#3,10

T20T20 T19T19

AUX_CAL

U24C

F12

AVDD1(NC)

E12

AVDD2(NC)

F14

AVDDDI(NC)

G15

AVSSDI(NC)

H15

AVDDQ(NC)

H14

AVSSQ(NC)

E17

C_Pr(DFT_GPIO5)

F17

Y(DFT_GPIO2)

F15

COMP_Pb(DFT_GPIO4)

G18

RED(DFT_GPIO0)

G17

REDb(NC)

E18

GREEN(DFT_GPIO1)

F18

GREENb(NC)

E19

BLUE(DFT_GPIO3)

F19

BLUEb(NC)

A11

DAC_HSYNC(PWM_GPIO4)

B11

DAC_VSYNC(PWM_GPIO6)

DAC_SDA(PCE_TCALRN)

DAC_SCL(PCE_RCALRN)

G14

DAC_RSET(PWM_GPIO1)

A12

PLLVDD(NC)

D14

PLLVDD18(NC)

B12

PLLVSS(NC)

H17

VDDA18HTPLL

VDDA18PCIEPLL1

VDDA18PCIEPLL2

SYSRESETb

A10

POWERGOOD

C10

LDTSTOPb

C12

ALLOW_LDTSTOP

C25

HT_REFCLKP

C24

HT_REFCLKN

E11

REFCLK_P/OSCIN(OSCIN)

F11

REFCLK_N(PWM_GPIO3)

GFX_REFCLKP

GFX_REFCLKN

GPP_REFCLKP

GPP_REFCLKN

GPPSB_REFCLKP(SB_REFCLKP)

GPPSB_REFCLKN(SB_REFCLKN)

I2C_DATA

I2C_CLK

DDC_DATA/AUX0N(NC)

DDC_CLK/AUX0P(NC)

AUX1P(NC)

AUX1N(NC)

B10

STRP_DATA

G11

RSVD

AUX_CAL(NC)

RS880M

VCC1.8

Open

Open Drain

Drain

3 5

U25

U25 74LVC07

74LVC07

I/O

VCC1.8

PART 3 OF 6

R261

2.2K_4

NB_LDT_STOP#

TXOUT_L0P(NC) TXOUT_L0N(NC) TXOUT_L1P(NC) TXOUT_L1N(NC) TXOUT_L2P(NC)

TXOUT_L2N(DBG_GPIO0)

TXOUT_L3P(NC)

TXOUT_L3N(DBG_GPIO2)

TXOUT_U0P(NC)

TXOUT_U1P(PCIE_RESET_GPIO3) TXOUT_U1N(PCIE_RESET_GPIO2)

TXOUT_U3P(PCIE_RESET_GPIO5)

CRT/TVOUT

TXCLK_UP(PCIE_RESET_GPIO4) TXCLK_UN(PCIE_RESET_GPIO1)

LVTM

CLOCKs PLL PWR

MIS.

TXOUT_U0N(NC)

TXOUT_U2P(NC) TXOUT_U2N(NC)

TXOUT_U3N(NC)

TXCLK_LP(DBG_GPIO1) TXCLK_LN(DBG_GPIO3)

VDDLTP18(NC)

VSSLTP18(NC)

VDDLT18_1(NC) VDDLT18_2(NC) VDDLT33_1(NC) VDDLT33_2(NC)

VSSLT1(VSS) VSSLT2(VSS) VSSLT3(VSS) VSSLT4(VSS) VSSLT5(VSS) VSSLT6(VSS) VSSLT7(VSS)

LVDS_DIGON(PCE_TCALRP)

LVDS_BLON(PCE_RCALRP)

LVDS_ENA_BL(PWM_GPIO2)

TMDS_HPD(NC)

TVCLKIN(PWM_GPIO5)

THERMALDIODE_P THERMALDIODE_N

TESTMODE

HPD(NC)

A22 B22 A21 B21 B20 A20 A19 B19

B18 A18 A17 B17 D20 D21 D18 D19

B16 A16 D16 D17

A13 B13

A15 B15 A14 B14

C14 D15 C16 C18 C20 E20 C22

E9 F7 G12

D9 D10

D12 AE8

AD8 D13

INT_TXLOUTP0 15 INT_TXLOUTN0 15 INT_TXLOUTP1 15 INT_TXLOUTN1 15 INT_TXLOUTP2 15 INT_TXLOUTN2 15

INT_TXUOUTP0 15 INT_TXUOUTN0 15 INT_TXUOUTP1 15 INT_TXUOUTN1 15 INT_TXUOUTP2 15 INT_TXUOUTN2 15

INT_TXLCLKOUTP 15 INT_TXLCLKOUTN 15 INT_TXUCLKOUTP 15 INT_TXUCLKOUTN 15

15mA

C379 2.2U/6.3V_6C379 2.2U/6.3V_6

*short_4

300mA

C368

0.1u_4

R82 4.7K_4R82 4.7K_4 R96 4.7K_4R96 4.7K_4 R90 4.7K_4R90 4.7K_4

INT_HDMI_HPD 16

*short_4

R250

R245

C372

4.7U/6.3V_6

VCC1.8

3A:R245 & R250 change from 0ohm to short pad

INT_LVDS_DIGON 15 INT_LVDS_BLON 15 INT_LVDS_ENA_BL 15,22

VCC1.8

3A: delete R255

R258 *3K_4R258 *3K_4

R85 1.82K/F_4R85 1.82K/F_4

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

SUS_STAT# 11

RS880M SYSTEM(3/4)

AMD

8 34

D11

E14

E15

J12

K14

M11

D D

VSSAPCIE1A2VSSAPCIE2B1VSSAPCIE3D3VSSAPCIE4D5VSSAPCIE5E4VSSAPCIE6G1VSSAPCIE7G2VSSAPCIE8G4VSSAPCIE9

PART 6/6

U24F

VSSAHT1

VSSAHT2

VSSAHT3

VSSAHT4

A25

E22

D23

G22

G24

VSSAHT5

VSSAHT6

VSSAHT7

VSSAHT8

J22

L17

H19

G25

VSSAPCIE10J4VSSAPCIE11R7VSSAPCIE12L1VSSAPCIE13L2VSSAPCIE14L4VSSAPCIE15

VSSAHT9

VSSAHT10

VSSAHT11

L22

L24

L25

VSSAPCIE16M6VSSAPCIE17N4VSSAPCIE18P6VSSAPCIE19R1VSSAPCIE20R2VSSAPCIE21R4VSSAPCIE22V7VSSAPCIE23U4VSSAPCIE24V8VSSAPCIE25V6VSSAPCIE26W1VSSAPCIE27W2VSSAPCIE28W4VSSAPCIE29W7VSSAPCIE30W8VSSAPCIE31Y6VSSAPCIE32

VSSAHT12

VSSAHT13

VSSAHT14

VSSAHT15

VSSAHT16

VSSAHT17

VSSAHT18

VSSAHT19

VSSAHT21

VSSAHT22

VSSAHT20

P20

N22

M20

V19

R19

R22

R24

R25

U22

H20

W22

AA4

AB5

AB1

AB7

AC3

AC4

AE1

AE4

AB2

AE14

VSS2

VSS3G8VSS4

VSS1

VSSAPCIE33

VSSAPCIE34

VSSAPCIE35

VSSAPCIE36

VSSAPCIE37

VSSAPCIE38

VSSAPCIE39

VSSAPCIE40

GROUND

VSSAHT23

VSSAHT24

VSSAHT25

VSSAHT26

VSSAHT27

VSS11

VSS12

VSS13

VSS14

VSS15

VSS16

VSS17

VSS18

VSS19

VSS20

VSS21

VSS22

VSS23

VSS24

VSS25

VSS26

VSS27

L12

Y21

W24

W25

AD25

T12

P12

P15

N13

R11

M14

V12

R14

U14

U11

U15

Y18

W11

W15

AA14

AB11

AC12

L15

J15

VSS5

VSS7

VSS8

VSS9

VSS6

VSS10

VSS28

VSS29

VSS30

VSS31

VSS32

VSS34

VSS33

K11

AB15

AB17

AB19

AE20

AB21

VCC1.1

C C

600mA

L7 *short_8L7 *short_8

700mA

L5 *short_8L5 *short_8

400mA

VCC1.1

B B

VCC1.8

700mA

L8 *short_8L8 *short_8

L6 *short_8L6 *short_8

C211

4.7U/6.3V_6

C210

4.7U/6.3V_6

VCC1.8

C136

4.7U/6.3V_6

C197

0.1u_4

10mA

3A:Change L7,L5,L6,L8,R80,R95 to short pad

C145

4.7U/6.3V_6

C120

4.7U/6.3V_6

C142

0.1u_4

C202

0.1u_4

VCC1.1_VDDHT

C147

0.1u_4

VCC1.1_VDDHTRX

C131

0.1u_4

VCC1.1_VDDHTTX

C140

0.1u_4

VCC1.8_VDDA18PCIE

C198

C203

0.1u_4

C148

0.1u_4

C130

0.1u_4

C139

0.1u_4

C205

0.1u_4

VCC1.8_VDDG18

C144

0.1u_4

C116

0.1u_4

K16 L16

M16

P16

R16

T16

H18 G19

F20 E21

D22

B23 A23

AE25 AD24 AC23 AB22 AA21

Y20

W19

V18

U17

T17

R17

P17

M17

P10 K10

M10

L10

T10

R10 AA9

AB9 AD9 AE9 U10

AE11 AD11

J17

J10

U24E

VDDHT_1

PART 5/6

VDDHT_2 VDDHT_3 VDDHT_4 VDDHT_5 VDDHT_6 VDDHT_7

VDDHTRX_1 VDDHTRX_2 VDDHTRX_3 VDDHTRX_4 VDDHTRX_5 VDDHTRX_6 VDDHTRX_7

VDDHTTX_1 VDDHTTX_2 VDDHTTX_3 VDDHTTX_4 VDDHTTX_5 VDDHTTX_6 VDDHTTX_7 VDDHTTX_8 VDDHTTX_9 VDDHTTX_10 VDDHTTX_11 VDDHTTX_12 VDDHTTX_13

VDDA18PCIE_1 VDDA18PCIE_2 VDDA18PCIE_3 VDDA18PCIE_4 VDDA18PCIE_5 VDDA18PCIE_6 VDDA18PCIE_7 VDDA18PCIE_8 VDDA18PCIE_9 VDDA18PCIE_10 VDDA18PCIE_11 VDDA18PCIE_12 VDDA18PCIE_13 VDDA18PCIE_14 VDDA18PCIE_15

VDDG18_1(VDD18_1) VDDG18_2(VDD18_2) VDD18_MEM1(NC) VDD18_MEM2(NC)

RS880M

VDDPCIE_1 VDDPCIE_2 VDDPCIE_3 VDDPCIE_4 VDDPCIE_5 VDDPCIE_6 VDDPCIE_7 VDDPCIE_8

VDDPCIE_9 VDDPCIE_10 VDDPCIE_11 VDDPCIE_12 VDDPCIE_13 VDDPCIE_14 VDDPCIE_15 VDDPCIE_16 VDDPCIE_17

VDDC_1 VDDC_2 VDDC_3 VDDC_4 VDDC_5 VDDC_6 VDDC_7 VDDC_8

VDDC_9 VDDC_10 VDDC_11

POWER

VDDC_12 VDDC_13 VDDC_14 VDDC_15 VDDC_16 VDDC_17 VDDC_18 VDDC_19 VDDC_20 VDDC_21 VDDC_22

VDD_MEM1(NC) VDD_MEM2(NC) VDD_MEM3(NC) VDD_MEM4(NC) VDD_MEM5(NC) VDD_MEM6(NC)

VDDG33_1(NC) VDDG33_2(NC)

A6 B6 C6 D6 E6 F6 G7 H8 J9 K9 M9 L9 P9 R9 T9 V9 U9

K12 J14 U16 J11 K15 M12 L14 L11 M13 M15 N12 N14 P11 P13 P14 R12 R15 T11 T15 U12 T14 J16

AE10 AA11 Y11 AD10 AB10 AC10

H11 H12

VCC1.1_VDD_PCIE

C207

C206

C215

0.1u_4

C209

0.1u_4

C178

0.1u_4

1U_4

C190

0.1u_4

C214

C214 1U_4

1U_4

C216

C216 *1u/6.3V_4

*1u/6.3V_4

C213

4.7U/6.3V_6

3A:mount C217 for DYN_VCC1.1 power ripple too large

C180

C149

1.1 or 2.5A??

C149

0.1u_4

3A: delete c191,c201,c195,c184,c196,R93,R89

VCC3_VDDG33

C187

0.1u_4

C150

0.1u_4

R80 *short_6R80 *short_6

60mA

C186

0.1u_4

VCC3

R95 *short_8R95 *short_8

C185

C185 *1u/6.3V_4

*1u/6.3V_4

VCC1.1

7.6A

DYN_VCC1.1

C218

C217

C217 10U/6.3V_8

10U/6.3V_8

C219

C219 10U/6.3V_8

10U/6.3V_8

C218 10U/6.3V_8

10U/6.3V_8

1B: 12/17 change to no side port setting

Side-Port

No Side-Port

VDD_MEM

VCC1.5

GND

VDD18_MEM

A A

Side-Port

No Side-Port

VCC1.8

GND

1B: 12/17 change to no side port setting

3A: delete R251,R249,C377

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

QUANTA

QUANTA COMPUTER

COMPUTER

Title

Size Document Number Rev

Custom

Date: Sheet of

COMPUTER

Saturday, March 20, 2010

RS880M POWER(4/4)

AMD

9 34

U28A

AD26 AD27 AC28 AC29 AB29 AB28 AB26 AB27

AE24 AE23 AD25 AD24 AC24 AC25 AB25 AB24

AD29 AD28

AA28 AA29

Y29 Y28 Y26

Y27 W28 W29

AA22

Y21

AA25 AA24

W23

V24 W24 W25

P1 L1

U28A

PCIE_RST# A_RST#

A_TX0P A_TX0N A_TX1P A_TX1N A_TX2P A_TX2N A_TX3P A_TX3N

A_RX0P A_RX0N A_RX1P A_RX1N A_RX2P A_RX2N A_RX3P A_RX3N

PCIE_CALRP PCIE_CALRN

GPP_TX0P GPP_TX0N GPP_TX1P GPP_TX1N GPP_TX2P GPP_TX2N GPP_TX3P GPP_TX3N

GPP_RX0P GPP_RX0N GPP_RX1P GPP_RX1N GPP_RX2P GPP_RX2N GPP_RX3P GPP_RX3N

PCIE_RST#17,21 NB_PLTRST#8

A_TX0P7 A_TX0N7 A_TX1P7

D D

A_TX1N7 A_TX2P7 A_TX2N7 A_TX3P7 A_TX3N7

VCC1.1

C C

R307 33/F_4R307 33/F_4 R304 33/F_4R304 33/F_4

C434 0.1u_4C434 0.1u_4 C435 0.1u_4C435 0.1u_4 C440 0.1u_4C440 0.1u_4 C441 0.1u_4C441 0.1u_4 C433 0.1u_4C433 0.1u_4 C432 0.1u_4C432 0.1u_4 C438 0.1u_4C438 0.1u_4 C439 0.1u_4C439 0.1u_4

R275 590/F_4R275 590/F_4 R115 2K/F_4R115 2K/F_4

SB8xx only supports 2 GPP port 2 &3 is not supported.

A_RST#_SB PCICLK1

A_RX0P7 A_RX0N7 A_RX1P7 A_RX1N7 A_RX2P7 A_RX2N7 A_RX3P7 A_RX3N7

PCIE_CALRP_SB PCIE_CALRN_SB

A_TX0P_C A_TX0N_C A_TX1P_C A_TX1N_C A_TX2P_C A_TX2N_C A_TX3P_C A_TX3N_C

0.04A

1B: modify INT clock for display

3A: delete RP5,RP29,RP32,RP15,RP35,RP30

CLK_SBLINKP28 CLK_SBLINKN28

CLK_NB_REF_DISP8 CLK_NB_REF_DISN8

CLK_NB_HTP8 CLK_NB_HTN8

CLK_CPU_HTP3 CLK_CPU_HTN3

CLK_PCIE_EXP ;CLK_PCIE_EXN remove 12/29

B B

CLK_PCIE_LANP21 CLK_PCIE_LANN21

CLK_PCIE_MINIP17 CLK_PCIE_MININ17

GPP4



5 used for NB PCIE

1B:change to test point

25M_X1

27p_4C430 27p_4C430 Y12

A A

1B: INT CLK Gen. need 25M and add 1M RES

3A:1/22 change Y12 P/N: BG625000486 and C430=C431 27PF for timing accuracy

Y12

27p_4C431 27p_4C431

25MHz/12pF/30ppm

25M_X2

2 1

M23

PCIE_RCLKP/NB_LNK_CLKP

P23

PCIE_RCLKN/NB_LNK_CLKN

U29

NB_DISP_CLKP

U28

NB_DISP_CLKN

T26

NB_HT_CLKP

T27

NB_HT_CLKN

V21

CPU_HT_CLKP

T21

CPU_HT_CLKN

V23

SLT_GFX_CLKP

T23

SLT_GFX_CLKN

L29

GPP_CLK0P

L28

GPP_CLK0N

N29

GPP_CLK1P

N28

GPP_CLK1N

M29

GPP_CLK2P

M28

GPP_CLK2N

T25

GPP_CLK3P

V25

GPP_CLK3N

L24

GPP_CLK4P

L23

GPP_CLK4N

P25

GPP_CLK5P

M25

GPP_CLK5N

P29

GPP_CLK6P

P28

GPP_CLK6N

N26

GPP_CLK7P

N27

GPP_CLK7N

T29

GPP_CLK8P

T28

GPP_CLK8N

L25

T29T29

R341

R341 1M_4

1M_4

14M_25M_48M_OSC

L26

25M_X1

L27

25M_X2

SB820M A12

Part 1 of 5

SB820

PCICLK4/14M_OSC/GPO39

PCI CLKS

PCI EXPRESS INTERFACES

REQ2#/CLK_REQ8#/GPIO41 REQ3#/CLK_REQ5#/GPIO42

GNT3#/CLK_REQ7#/GPIO46

LDRQ1#/CLK_REQ6#/GPIO49

CLOCK GENERATOR

ALLOW_LDTSTP/DMA_ACTIVE#

PCICLK0

PCIRST#

AD0/GPIO0 AD1/GPIO1 AD2/GPIO2 AD3/GPIO3 AD4/GPIO4 AD5/GPIO5 AD6/GPIO6 AD7/GPIO7 AD8/GPIO8 AD9/GPIO9

CBE0# CBE1# CBE2# CBE3#

FRAME#

DEVSEL#

IRDY#

TRDY#

PAR

STOP# PERR# SERR#

REQ0#

GNT0#

CLKRUN#

LOCK#

LPCCLK0 LPCCLK1

LAD0 LAD1 LAD2 LAD3

LFRAME#

LDRQ0#

LDT_PG LDT_STP# LDT_RST#

32K_X1 32K_X2

RTCCLK

PCICLK2

PCICLK3

PCICLK4

PCIRST#_R

AA1 AA4 AA3 AB1 AA5 AB2 AB6 AB5 AA6 AC2 AC3 AC4 AC1 AD1 AD2 AC6 AE2 AE1 AF8

3A: delete R300

AE3 AF1 AG1

Low=0.9V, High=1.05V

AF2 AE9 AD9 AC11 AF6 AF4 AF3 AH2 AG2 AH3

1B: change to no internal PU GPIO

AA8 AD5 AD8 AA10 AE8 AB9 AJ3 AE7 AC5 AF5 AE6 AE4 AE11 AH5 AH4 AC12 AD12 AJ5 AH6 AB12 AB11 AD7

AJ6 AG6 AG4 AJ4

LPCCLK0

H24

PCLK_EC_R

H25 J27 J26 H29 H28 G28 J25 AA18 AB19

G21 H21 K19 G22 J24

RTC_X1

RTC_X2

C2 D2

VDDBT_RTC_G

G2 *SHORT_ PAD1

*SHORT_ PAD1

PCICLK1/GPO36 PCICLK2/GPO37 PCICLK3/GPO38

AD10/GPIO10 AD11/GPIO11 AD12/GPIO12 AD13/GPIO13 AD14/GPIO14 AD15/GPIO15 AD16/GPIO16 AD17/GPIO17 AD18/GPIO18 AD19/GPIO19 AD20/GPIO20 AD21/GPIO21 AD22/GPIO22 AD23/GPIO23 AD24/GPIO24 AD25/GPIO25 AD26/GPIO26 AD27/GPIO27 AD28/GPIO28 AD29/GPIO29 AD30/GPIO30 AD31/GPIO31

PCI INTERFACELPC

REQ1#/GPIO40

GNT1#/GPO44 GNT2#/GPO45

INTE#/GPIO32

INTF#/GPIO33 INTG#/GPIO34 INTH#/GPIO35

SERIRQ/GPIO48

PROCHOT#

CPU

INTRUDER_ALERT#

RTC

VDDBT_RTC_G

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

T97T97

T96T96

VDDR_09_EN# 29

SB_MEMHOT#

T90T90 T43T43

T86T86 T44T44 T50T50

R282 22_4R282 22_4

LPC_AD0 17,22 LPC_AD1 17,22 LPC_AD2 17,22

LPC_AD3 17,22 LPC_FRAME# 17,22

T28T28 T38T38

SERIRQ 22

ALLOW_LDTSTOP 8

CPU_LDT_PWRGD 3,24

CPU_LDT_STOP# 3,8

CPU_LDT_RST# 3

CLK_RTC 22

R279 22_4R279 22_4

3A:change Prochot to meet NEO.

C312

0.1u_4

INTRUDER_ALERT# Southbridge has 50-k ohm internal pull-up to VBAT 1B: add for NPC781

T91T91

R198 510/F_4R198 510/F_4

C311

C333

0.1u_4

1U_4

PCI_CLK1

ALLOW PCIE Gen2

FORCE PCIE Gen1

VCC3

R24

*2.2K_4

1 3

PCLK_EC 22 PCLK_MP 17

CPU_PROCHOT# 3

3A:add C312 for CPU_PROCHOT#

VCC_RTC 2.5V-3.6V

Strap Table

PCI_CLK2

Watchdog Timer Enable

Watchdog Timer Disable

D10 1SS355D10 1SS355

3VPCU

R23

R23 *2.2K_4

*2.2K_4

Q7 *MMBT3904

*MMBT3904

VCCRTC

MEMHOT# 3,14

1B: change to INT CLK Gen.

PCI_CLK3

USE DEBUG STRAPS

IGNORE DEBUG STRAPS

PCI_CLK4

non_Fusion CLOCK MODE

Fusion CLOCK MODE

RTC

VCCRTC

D22

D22 RB501V-40

RB501V-40

1B: change D10/D22 to BCRB501VZ16 and add D22 for safety

R170

R170 1K/F_4

1K/F_4

BT1

BT1 CR2032_SKT

CR2032_SKT

1B: change to AHL03003003

H=Enable embedded EC

L=Disable embedded EC

RVCC3

Title

Size Document Number Rev

Custom

Date: Sheet of

1221,AMD suggest R309 unmpumt

PCI Strap

PCICLK1

R309 *10K_4R309 *10K_4

PCICLK2

R178 10K_4R178 10K_4

PCICLK3

R177 10K_4R177 10K_4

PCICLK4

R310 10K_4R310 10K_4 R354 *10K_4R354 *10K_4

1B: delete no need PU R128/R161/R272/R155, add R354 for optional

LPCLK0

R280 10K_4R280 10K_4

3A:1/22 change Y7 P/N(BG332768909) and C478=18PF for timing accuracy

RTC_X1

R302

R302 20M_4

20M_4

RTC_X2

QUANTA

QUANTA COMPUTER

COMPUTER

SB8X0 PCI/CLK/LPC(1/4)

AMD

Saturday, March 20, 2010

AMD

LPCLK1

H=Enable Internal CLK Gen.

L=Disable Internal CLK Gen.

LPCCLK0

PCLK_EC_R

R283 10K_4R283 10K_4

R281 *10K_4R281 *10K_4

C480 18P_4C480 18P_4

32.768K/10PPM

2 1

C478 18P_4C478 18P_4

VCC3

10 34

VCC3

RVCC3

PCIE_REQ_MINI# PCIE_REQ_LAN#

CPU_THERMTRIP#3

SUS_STAT# PCLK_SMB

PDAT_SMB

RVCC3

WAKE#21

R189 10K_4R189 10K_4

PCIE_REQ_MINI#17 PCIE_REQ_LAN#21

RVCC3

12/28

HW_PWRGD

R185

R185 10K_4

10K_4

PCLK_SMB14 PDAT_SMB14

PM_SLP_S3#22 PM_SLP_S5#22

DNBSWON#22

SUS_STAT#8

EC_KBRST#22

NB_PWRGD8

RSMRST#22

PCBEEP20

R174 2.2K_4R174 2.2K_4 R175 2.2K_4R175 2.2K_4

GATEA2022 ECSCI#22

ECSMI#22

T87T87 T89T89 T51T51

T53T53 T92T92

T34T34

PCLK_SMB PDAT_SMB

R122 10K_4R122 10K_4 R139 10K_4R139 10K_4

D D

R100 4.7K_4R100 4.7K_4

R125 2.2K_4R125 2.2K_4

VCC3

R120 2.2K_4R120 2.2K_4

2/10.3A:R174,R175 change from 10kohm to 2.2kohm

C C

T84T84

USBOC1#23

C485 *EMI@15p_4C485 *EMI@15p_4

B B

ACZ_BCLK

ACZ_SDOUT20

ACZ_SDIN020

AZ_SDOUT

H=Low performance mode

L=High performance mode

3A:change R207& R208 from 100k ohm to 10k ohm

A A

PGOOD22,26,28,29

DYN_PWRGD27

VCC3 VCC3

3A:remove SP_DDR3_RST#

TS_ALERT#3

ACZ_BCLK20

ACZ_SYNC20 ACZ_RST#20,22

RVCC3

ACZ_SDOUT_R

R207

R207 10K_4

10K_4

R208

R208 10K_4

10K_4

T47T47 T49T49

USBOC0#23

R311 33/F_4R311 33/F_4 R312 33/F_4R312 33/F_4

T94T94 T48T48

R306 33/F_4R306 33/F_4 R308 33/F_4R308 33/F_4

R357 10K_4R357 10K_4 R359 10K_4R359 10K_4

R358 10K_4R358 10K_4

RVCC3

R305

R305 *10K_4

*10K_4

R360 10K_4R360 10K_4

R313

R313 10K_4

10K_4

R361 10K_4R361 10K_4

RVCC3

T31T31

VCC3

C481 0.1u_4C481 0.1u_4

U17

TC7SH08FU

3 5

T32T32

USBOC3# USBOC1#

USBOC0#

ACZ_BCLK_RSB

ACZ_SYNC_R ACZ_RST#_R

ADP_PRES0

HW_PWRGD 15,22

R365 10K_4R365 10K_4

3A:2/10 decrease impact on switch issue

U28D

PCI_PME#/GEVENT4#

RI#/GEVENT22#

SPI_CS3#/GBE_STAT1/GEVENT21#

SLP_S3#

SLP_S5#

PWR_BTN#

PWR_GOOD

SUS_STAT#

TEST0

TEST1/TMS

TEST2

AD21

GA20IN/GEVENT0#

AE21

KBRST#/GEVENT1#

LPC_PME#/GEVENT3#

J29

LPC_SMI#/GEVENT23#

GEVENT5#

SYS_RESET#/GEVENT19#

WAKE#/GEVENT8#

IR_RX1/GEVENT20#

THRMTRIP#/SMBALERT#/GEVENT2#

AC19

NB_PWRGD

RSMRST#

AD19

CLK_REQ4#/SATA_IS0#/GPIO64

AA16

CLK_REQ3#/SATA_IS1#/GPIO63

AB21

SMARTVOLT1/SATA_IS2#/GPIO50

AC18

CLK_REQ0#/SATA_IS3#/GPIO60

AF20

SATA_IS4#/FANOUT3/GPIO55

AE19

SATA_IS5#/FANIN3/GPIO59

AF19

SPKR/GPIO66

AD22

SCL0/GPIO43

AE22

SDA0/GPIO47

SCL1/GPIO227

SDA1/GPIO228

AH21

CLK_REQ2#/FANIN4/GPIO62

AB18

CLK_REQ1#/FANOUT4/GPIO61

IR_LED#/LLB#/GPIO184

AJ21

SMARTVOLT2/SHUTDOWN#/GPIO51

DDR3_RST#/GEVENT7#

GBE_LED0/GPIO183

GBE_LED1/GEVENT9#

GBE_LED2/GEVENT10#

GBE_STAT0/GEVENT11#

AA20

CLK_REQG#/GPIO65/OSCIN

BLINK/USB_OC7#/GEVENT18#

USB_OC6#/IR_TX1/GEVENT6#

USB_OC5#/IR_TX0/GEVENT17#

USB_OC4#/IR_RX0/GEVENT16#

USB_OC3#/AC_PRES/TDO/GEVENT15#

USB_OC2#/TCK/GEVENT14#

USB_OC1#/TDI/GEVENT13#

USB_OC0#/TRST#/GEVENT12#

AZ_BITCLK

AZ_SDOUT

AZ_SDIN0/GPIO167

AZ_SDIN1/GPIO168

AZ_SDIN2/GPIO169

AZ_SDIN3/GPIO170

AZ_SYNC

AZ_RST#

GBE_COL

GBE_CRS

GBE_MDCK

GBE_MDIO

GBE_RXCLK

GBE_RXD3

GBE_RXD2

GBE_RXD1

GBE_RXD0

GBE_RXCTL/RXDV

GBE_RXERR

GBE_TXCLK

GBE_TXD3

GBE_TXD2

GBE_TXD1

GBE_TXD0

GBE_TXCTL/TXEN

GBE_PHY_PD

GBE_PHY_RST#

GBE_PHY_INTR

E23

PS2_DAT/SDA4/GPIO187

E24

PS2_CLK/SCL4/GPIO188

F21

SPI_CS2#/GBE_STAT2/GPIO166

G29

FC_RST#/GPO160

D27

PS2KB_DAT/GPIO189

F28

PS2KB_CLK/GPIO190

F29

PS2M_DAT/GPIO191

E27

PS2M_CLK/GPIO192

SB820M A12

SB820

Part 4 of 5

GBE LAN

USBCLK/14M_25M_48M_OSC

USB_RCOMP

USB_FSD1P/GPIO186

USB_FSD1N

USB_FSD0P/GPIO185

USB_FSD0N

USB_HSD13P

USB_HSD13N

USB 1.1 USB MISCEMBEDDED CTRL

USB_HSD12P

ACPI / WAKE UP EVENTS

GPIO

USB OC

EC_PWM0/EC_TIMER0/GPIO197 EC_PWM1/EC_TIMER1/GPIO198 EC_PWM2/EC_TIMER2/GPIO199 EC_PWM3/EC_TIMER3/GPIO200

HD AUDIO

EMBEDDED CTRL

1.Level 1 Environment-related Substances Should NEVER be Used.

2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

USB_HSD12N

USB_HSD11P

USB_HSD11N

USB_HSD10P

USB_HSD10N

USB_HSD9P USB_HSD9N

USB_HSD8P USB_HSD8N

USB_HSD7P USB_HSD7N

USB_HSD6P

USB 2.0

USB_HSD6N USB_HSD5P

USB_HSD5N USB_HSD4P

USB_HSD4N USB_HSD3P

USB_HSD3N USB_HSD2P

USB_HSD2N USB_HSD1P

USB_HSD1N USB_HSD0P

USB_HSD0N

SCL2/GPIO193

SDA2/GPIO194 SCL3_LV/GPIO195 SDA3_LV/GPIO196

KSI_0/GPIO201

KSI_1/GPIO202

KSI_2/GPIO203

KSI_3/GPIO204

KSI_4/GPIO205

KSI_5/GPIO206

KSI_6/GPIO207

KSI_7/GPIO208

KSO_0/GPIO209 KSO_1/GPIO210 KSO_2/GPIO211 KSO_3/GPIO212 KSO_4/GPIO213 KSO_5/GPIO214 KSO_6/GPIO215 KSO_7/GPIO216 KSO_8/GPIO217

KSO_9/GPIO218 KSO_10/GPIO219 KSO_11/GPIO220 KSO_12/GPIO221 KSO_13/GPIO222 KSO_14/GPIO223 KSO_15/GPIO224 KSO_16/GPIO225 KSO_17/GPIO226

A10 G19

J10 H11

H9 J8

B12 A12

F11 E11

E14 E12

J12 J14

A13 B13

D13 C13

G12 G14

G16 G18

D16 C16

B14 A14

E18 E16

J16 J18

B17 A17

A16 B16

D25 F23 B26 E26 F25 E22 F22 E21

G24 G25 E28 E29 D29 D28 C29 C28

B28 A27 B27 D26 A26 C26 A24 B25 A25 D24 B24 C24 B23 A23 D22 C22 A22 B22

T35T35

USB_RCOMP_SB

USBP13+ 19 USBP13- 19

USBP12+ 18 USBP12- 18

USBP10+ 17 USBP10- 17

USBP7+ 15 USBP7- 15

USBP3+ 32 USBP3- 32

USBP2+ 32 USBP2- 32

USBP1+ 32 USBP1- 32

USBP0+ 23 USBP0- 23

SB_SCL2

R278 10K_4R278 10K_4

SB_SDA2ACZ_SDOUT_R

R146 10K_4R146 10K_4

CPU_SIC 3 CPU_SID 3

GPIO199

R141 *10K_4R141 *10K_4

GPIO200

R142 2.2K_4R142 2.2K_4

R149 11.8K/F_6R149 11.8K/F_6

Blue Tooth

Card Reader

WiMAX

Camera

USB_PORT #3(Small board)

USB_PORT #2(Samll Board)

USB_PORT #1(Samll Board)

USB_PORT #0(e-SATA)

RVCC3

GPIO200, GPIO199

PULL HIGH

PULL LOW

H, H=Reserved H, L=SPI ROM

L, H=LPC ROM(Default)

L, L=FWH ROM

Reserved for RSMRST#

RVCC3

U31

*TC7SH08FU

3 5

C486 *2.2U/6.3V_6C486 *2.2U/6.3V_6

20ms Dealy

D20 *RB501V-40D20 *RB501V-40

RVCC3

R196 *10K_4R196 *10K_4

RVCC3

5VPGD25

R197 *332K/F_4R197 *332K/F_4

3A Remove Panel ID

Title

Size Document Number Rev

Custom

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

Date: Sheet of

Saturday, March 20, 2010

RSMRST#_R

C332

C332 *0.1u_4

*0.1u_4

3A :delete RP27,SW1,RP25

QUANTA

QUANTA COMPUTER

COMPUTER

SB8X0 AUDIO/USB(3/4)

AMD

RSMRST#

R314

R314 *10K_4

*10K_4

11 34

+ 25 hidden pages