ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
AND BOM NOT FINAL
<edit here to insert page detail>
EGC
NVIDIA
2701 SAN TOMAS
CORPORATION
EXPRESSWAY
SANTA CLARA, CA 95050,
USA
600-10264-xxxx-vvv
NV_PN
IDPAGE
NAME
<XR_PAGE_TITLE>
DATE
2
3
4
5
7-MAY-2004
7<> 6<>
U9B
U9B
BGA820_P10_33X33MM
BGA820_P10_33X33MM
COMMON
5<> 4<>
1
2
3
5< 4< 4<>
5<> 4<>
FBAD[63..0]
BI
FBADQM[7..0]
OUT
FBADQS[7..0]
BI
FBAD0
0
FBAD1
1
FBAD2
2
FBAD3
3
FBAD4
4
FBAD5
5
FBAD6
6
FBAD7
7
FBAD8
8
FBAD9
9
FBAD10
10
FBAD11
11
FBAD12
12
FBAD13
13
FBAD14
14
FBAD15
15
FBAD16
16
FBAD17
17
FBAD18
18
FBAD19
19
FBAD20
20
FBAD21
21
FBAD22
22
FBAD23
23
FBAD24
24
FBAD25
25
FBAD26
26
FBAD27
27
FBAD28
28
FBAD29
29
FBAD30
30
FBAD31
31
FBAD32
32
FBAD33
33
FBAD34
34
FBAD35
35
FBAD36
36
FBAD37
37
FBAD38
38
FBAD39
39
FBAD40
40
FBAD41
41
FBAD42
42
FBAD43
43
FBAD44
44
FBAD45
45
FBAD46
46
FBAD47
47
FBAD48
48
FBAD49
49
FBAD50
50
FBAD51
51
FBAD52
52
FBAD53
53
FBAD54
54
FBAD55
55
FBAD56
56
FBAD57
57
FBAD58
58
FBAD59
59
FBAD60
60
FBAD61
61
FBAD62
62
FBAD63
63
FBADQM0
0
FBADQM1
1
FBADQM2
2
FBADQM3
3
FBADQM4
4
FBADQM5
5
FBADQM6
6
FBADQM7
7
FBADQS0
0
FBADQS1
1
FBADQS2
2
FBADQS3
3
FBADQS4
4
FBADQS5
5
FBADQS6
6
FBADQS7
7
4
FBVDD
C583
C583
*0.022U
*0.022U
R554
R554
10K
10K
16V
1%
1%
FBVREF1
C579
C579
*0.022U
*0.022U
16V
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FO R A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
MEMORY 128/256MB, 8Mx32DDR, PARTITION A, BANK 0
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY
1
Stuff for stacked die
FBACS1*
3>4<>
IN
Stuff for monolithic die
FBVDD
2
R62120R62120
R63120R63120
R57120R57120
R58120R58120
R527 120R527 120
R525 120R525 120
R526 120R526 120C88
R524 120R524 120
3
4
GND
FBADQM0
3>4<>5<
IN
FBADQM1
3>4<>5<
IN
FBADQM2
3>4<>5<
IN
FBADQM3
3>4<>5<
IN
FBADQM4
3>4<>5<
IN
FBADQM5
3>4<>5<
IN
FBADQM6
3>4<>5<
IN
FBADQM7
3>4<>5<
IN
FBADQS0
3<>4<>5<>
BI
FBADQS1
3<>4<>5<>
BI
FBADQS2
3<>4<>5<>
BI
FBADQS3
3<>4<>5<>
BI
FBADQS4
3<>4<>5<>
BI
FBADQS5
3<>4<>5<>
BI
FBADQS6
3<>4<>5<>
BI
FBADQS7
3<>4<>5<>
BI
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FO R A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
AND BOM NOT FINAL
<edit here to insert page detail>
EGC
NVIDIA
2701 SAN TOMAS
CORPORATION
EXPRESSWAY
SANTA CLARA, CA 95050,
USA
600-10264-xxxx-vvv
NV_PN
IDPAGE
NAME
<XR_PAGE_TITLE>
DATE
7-MAY-2004
MEMORY 128/256MB, 8Mx32DDR, PARTITION C, BANK 0
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY
1
3>6<>
2
IN
FBVDD
FBCCS1*
R514 120R514 120
R513 120R513 120
R509 120R509 120
R508 120R508 120
R515 120R515 120
R516 120R516 120
R512 120R512 120
R510 120R510 120
stuff for stacked die
R506 *0R506 *0
R507 0R507 0
stuff for monolithic die
FBC_B0_CS0*
FBC_B1_CS1*
FBCCLK1*
FBCCLK0
FBCCLK0*
FBCCLK1
6< 6<>
OUT
7<
OUT
R511
R511
619
619
1%
1%
R6
R6
619
619
1%
1%
FBC_CMD[26..0]
3>6<6<>7<
IN
FBCRAS*FBCRAS*
3>6<>7<
IN
FBCCAS*FBCCAS*
3>6<>7<
IN
FBCWE*FBCWE*
3>6<>7<
IN
FBCCS0*FBCCS0*
3>6<>
IN
FBC_B0_CS0*FBC_B0_CS0*
6>6<>
IN
FBC_CMD1FBC_CMD1
1
FBC_CMD3FBC_CMD3
3
FBC_CMD2
2
FBC_CMD0
0
FBC_CMD24
24
FBC_CMD22
22
FBC_CMD21FBC_CMD21
21
FBC_CMD23FBC_CMD23
23
FBC_CMD19FBC_CMD19
19
FBC_CMD20FBC_CMD20
20
FBC_CMD17FBC_CMD17
17
FBC_CMD16FBC_CMD16
16
FBC_CMD14FBC_CMD14
14
FBC_CMD10FBC_CMD10
10
FBC_CMD18FBC_CMD18
18
FBCCKEFBCCKE
3>6<>7<
IN
FBCCLK0
3>7<
IN
FBCCLK0*
3>7<
IN
GND
3
FBCDQM0
3>6<>7<
IN
FBCDQM1
3>6<>7<
IN
FBCDQM2
3>6<>7<
IN
FBCDQM3
3>6<>7<
IN
FBCDQM4
3>6<>7<
IN
FBCDQM5
3>6<>7<
IN
FBCDQM6
3>6<>7<
IN
FBCDQM7
3>6<>7<
IN
3<>6<>7<>
BI
4
FBCDQS0
3<>6<>7<>
BI
FBCDQS1
3<>6<>7<>
BI
FBCDQS2
3<>6<>7<>
BI
FBCDQS3
3<>6<>7<>
BI
FBCDQS4
3<>6<>7<>
BI
FBCDQS5
3<>6<>7<>
BI
FBCDQS6
3<>6<>7<>
BI
FBCDQS7
3<>6<>7<>
BI
FBCD[63..0]
FBCD6
6
FBCD7
7
FBCD5
5
FBCD4
4
FBCD2
2
FBCD3
3
FBCD1
1
FBCD0
0
FBCDQM0
FBCDQS0
FBCD[63..0]
FBCD15
15
FBCD13
13
FBCD14
14
FBCD12
12
FBCD11
11
FBCD9
9
FBCD10
10
FBCD8
8
FBCDQM1
FBCDQS1
U2B
U2B
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
M2
RAS
L2
CAS
L3
WE
N2
CS<0>
M4
CS<1>/TBD.
N5
A<0>
N6
A<1>
M6
A<2>
N7
A<3>
N8
A<4>
M9
A<5>
N9
A<6>
N10
A<7>
N11
A/AP<8>
M8
A<9>
L6
A<10>
M7
A<11>
L9
A<12>/TBD.
N4
BA<0>
M5
BA<1>
M10
BA<2>/TBD.
N12
CKE
M11
CLK
M12
CLK
R501
R501
10K
10K
GND
F6
THERM
F7
THERM
F8
THERM
F9
THERM
G6
THERM
G7
THERM
G8
THERM
G9
THERM
H6
THERM
H7
THERM
H8
THERM
H9
THERM
J6
THERM
J7
THERM
J8
THERM
J9
THERM
M13
Must be GND
GND
U2A
U2A
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
F13
DQ<0>
F12
DQ<1>
J13
DQ<2>
G13
DQ<3>
K12
DQ<4>
K13
DQ<5>
G12
DQ<6>
J12
DQ<7>
H12
DQM
H13
DQS
U2E
U2E
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
B6
DQ<0>
D2
DQ<1>
B5
DQ<2>
C2
DQ<3>
B7
DQ<4>
D3
DQ<5>
E2
DQ<6>
C6
DQ<7>
B3
DQM
B2
DQS
2/4/8MX32
NC
NC
C4
C11
NC
NC
NC
NC
NC
H4
N3
M3
L12NCL13
H11
FBCD22
22
FBCD23
23
FBCD20
20
FBCD21
21
FBCD19
19
FBCD18
18
FBCD16
16
FBCD17
17
FBCDQM2
FBCDQS2
FBCD31
31
FBCD29
29
FBCD30
30
FBCD28
28
FBCD27
27
FBCD25
25
FBCD26
26
FBCD24
24
FBCDQM3
FBCDQS3
D7
VDD2/4/8MX32
D8
VDD
E4
VDD
E11
VDD
L4
VDD
L7
VDD
L8
VDD
L11
VDD
C3
VDDQ
C5
VDDQ
C7
VDDQ
C8
VDDQ
C10
VDDQ
C12
VDDQ
E3
VDDQ
E12
VDDQ
F4
VDDQ
F11
VDDQ
G4
VDDQ
G11
VDDQ
J4
VDDQ
J11
VDDQ
K4
VDDQ
K11
VDDQ
B4
VSSQ
B11
VSSQ
D4
VSSQ
D5
VSSQ
D6
VSSQ
D9
VSSQ
D10
VSSQ
D11
VSSQ
E6
VSSQ
E9
VSSQ
F5
VSSQ
F10
VSSQ
G5
VSSQ
G10
VSSQ
H5
VSSQ
H10
VSSQ
J5
VSSQ
J10
VSSQ
K5
VSSQ
K10
VSSQ
E5
VSS
E7
VSS
E8
VSS
E10
VSS
K6
VSS
K7
VSS
K8
VSS
K9
VSS
L5
VSS
L10
VSS
N13
Vref
GND
U3B
FBVDD
FBVDD
7<
1
3
FBC_CMD13
13
FBC_CMD4
4
FBC_CMD5
5
FBC_CMD6
6
21
23
19
20
17
16
14
10
18
FBCCLK1
3>7<
IN
FBCCLK1*
3>7<
IN
FBC_CMD[26..0]
3>6<6<>
IN
FBVDD
R1
R1
10K
10K
1%
FBCVREF1
12_mil
1%
R2
R2
C23
C23
6.81K
6.81K
0.1U
0.1U
1%
1%
10V10V
U3B
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
M2
RAS
L2
CAS
L3
WE
N2
CS<0>
M4
CS<1>/TBD.
N5
A<0>
N6
A<1>
M6
A<2>
N7
A<3>
N8
A<4>
M9
A<5>
N9
A<6>
N10
A<7>
N11
A/AP<8>
M8
A<9>
L6
A<10>
M7
A<11>
L9
A<12>/TBD.
N4
BA<0>
M5
BA<1>
M10
BA<2>/TBD.
N12
CKE
M11
CLK
M12
CLK
F6
THERM
F7
THERM
F8
THERM
F9
THERM
G6
THERM
G7
THERM
G8
THERM
G9
THERM
H6
THERM
H7
THERM
H8
THERM
H9
THERM
J6
THERM
J7
THERM
J8
THERM
J9
THERM
M13
Must be GND
GND
NC
C4
GND
U2D
U2D
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
D12
DQ<0>
C13
DQ<1>
D13
DQ<2>
E13
DQ<3>
C9
DQ<4>
B10
DQ<5>
B8
DQ<6>
B9
DQ<7>
B12
DQM
B13
DQS
U2C
U2C
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
G2
DQ<0>
K2
DQ<1>
J2
DQ<2>
F2
DQ<3>
G3
DQ<4>
K3
DQ<5>
J3
DQ<6>
F3
DQ<7>
H3
DQM
H2
DQS
FBCD39
39
FBCD37
37
FBCD38
38
FBCD36
36
FBCD35
35
FBCD33
33
FBCD34
34
FBCD32
32
FBCDQM4
FBCDQS4
FBCD46
46
FBCD47
47
FBCD45
45
FBCD44
44
FBCD42
42
FBCD43
43
FBCD41
41
FBCD40
40
FBCDQM5
FBCDQS5
U3A
U3A
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
G2
DQ<0>
K2
DQ<1>
F2
DQ<2>
J2
DQ<3>
J3
DQ<4>
F3
DQ<5>
K3
DQ<6>
G3
DQ<7>
H3
DQM
H2
DQS
U3E
U3E
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
C6
DQ<0>
D2
DQ<1>
B5
DQ<2>
B7
DQ<3>
E2
DQ<4>
B6
DQ<5>
C2
DQ<6>
D3
DQ<7>
B3
DQM
B2
DQS
2/4/8MX32
NC
NC
NC
H4
C11
H11
HGFEDCBA
NET Diffpair NET_SPACING_RULE
FBCD[63..0]
3<>6<>7<>
BI
FBCDQM[7..0]
3>6<7<
BI
FBCDQS[7..0]
3<>6<>7<>
BI
FBVDD
D7
VDD2/4/8MX32
D8
VDD
E4
VDD
E11
VDD
L4
VDD
L7
VDD
L8
VDD
FBVDD
L11
VDD
C3
VDDQ
C5
VDDQ
C7
VDDQ
C8
VDDQ
C10
VDDQ
C12
VDDQ
E3
VDDQ
E12
VDDQ
F4
VDDQ
F11
VDDQ
G4
VDDQ
G11
VDDQ
J4
VDDQ
J11
VDDQ
K4
VDDQ
K11
VDDQ
B4
VSSQ
B11
VSSQ
D4
VSSQ
D5
VSSQ
D6
VSSQ
D9
VSSQ
D10
VSSQ
D11
VSSQ
E6
VSSQ
E9
VSSQ
F5
VSSQ
F10
VSSQ
G5
VSSQ
G10
VSSQ
H5
VSSQ
H10
VSSQ
J5
VSSQ
J10
VSSQ
K5
VSSQ
K10
VSSQ
E5
VSS
E7
VSS
E8
VSS
E10
VSS
K6
VSS
K7
VSS
K8
VSS
K9
VSS
L5
VSS
L10
VSS
N13
Vref
NC
NC
NC
N3
M3
L12NCL13
GND
FBCD55
55
FBCD53
53
FBCD54
54
FBCD52
52
FBCD51
51
FBCD49
49
FBCD50
50
FBCD48
48
FBCDQM6
FBCDQS6
FBCD62
62
FBCD63
63
FBCD60
60
FBCD61
61
FBCD59
59
FBCD58
58
FBCD56
56
FBCD57
57
FBCDQM7
FBCDQS7
FBVDD
FBCVREF0
12_mil
C24
C24
0.1U
0.1U
GND
U3D
U3D
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
J13
DQ<0>
F13
DQ<1>
K13
DQ<2>
G13
DQ<3>
K12
DQ<4>
G12
DQ<5>
J12
DQ<6>
F12
DQ<7>
H12
DQM
H13
DQS
U3C
U3C
BGA_DIAMOND144_P08_DDR_1 2MM_B2
BGA_DIAMOND144_P08_DDR_1 2MM_B2
COMMON
COMMON
E13
DQ<0>
B10
DQ<1>
C9
DQ<2>
C13
DQ<3>
B9
DQ<4>
D13
DQ<5>
B8
DQ<6>
D12
DQ<7>
B12
DQM
B13
DQS
R4
R4
10K
10K
1%
1%
R3
R3
6.81K
6.81K
1%
1%
Decoupling for left MEMORY
Place around the MEM
FBVDD
C58
C59
C59
0.01U
0.01U
25V10V25V25V10V10V
C25
C25
C22
C22
0.1U
0.1U
0.1U
0.1U
C58
C11
C11
0.01U
0.01U
0.1U
0.1U
GND
FBVDD
C47
C47
4.7U
4.7U
0603
0603
C57
C57
C3
0.1U
0.1U
0.1UC30.1U
10V10V10V10V6.3V
C2
C4
0.1UC20.1U
0.1UC40.1U
GND
Decoupling for left MEMORY
Place around the MEM
FBVDD
C53
C53
4.7U
4.7U
0603
0603
C7
C37
C37
0.01U
0.01U
25V25V25V10V10V
C27
C27
C35
0.1UC70.1U
10V10V10V25V6.3V
C35
0.1U
0.1U
0.1U
0.1U
GND
FBVDD
C5
C21
C21
0.1U
0.1U
10V10V10V10V
C51
C51
0.1UC50.1U
C6
0.01U
0.01U
0.1UC60.1U
25V10V10V
C12
C12
0.1U
0.1U
GND
FBC_CMD[26..0]
3>6<7<
BI
FBCRAS*
3>6<7<
BI
FBCCAS*
3>6<7<
BI
FBCWE*
3>6<7<
BI
FBCCS0*
3>6<
BI
FBCCS1*
3>6<
BI
FBCCKE
3>6<7<
BI
FBC_B0_CS0*
6<6>
BI
C49
C49
C26
C44
C44
0.1U
0.1U
C10
C10
0.1U
0.1U
10V10V10V10V10V10V
C63
C63
0.01U
0.01U
C14
C14
0.1U
0.1U
C61
C61
0.1U
0.1U
10V10V25V25V
C26
0.01U
0.01U
0.1U
0.1U
C9
C8
0.1UC90.1U
0.1UC80.1U
C34
C34
C60
C60
0.1U
0.1U
0.1U
0.1U
10V10V25V
C62
C62
C13
C13
0.01U
0.01U
0.1U
0.1U
C42
C42
C15
C15
0.01U
0.01U
0.1U
0.1U
25V25V
C29
C29
C32
C32
0.1U
0.1U
0.01U
0.01U
GND
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
10MIL
C36
C36
0.01U
0.01U
25V10V10V
C28
C28
C48
C48
C20
C20
0.1U
0.1U
C31
C31
0.01U
0.01U
0.1U
0.1U
0.1U
0.1U
C55
C55
C41
C41
0.01U
0.01U
0.01U
0.01U
25V25V
1
2
3
GND
C56
C56
C45
C45
0.01U
0.01U
0.1U
0.1U
4
C50
C50
0.01U
0.01U
C64
C64
0.01U
0.01U
5
ASSEMBLY
PAGE
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FO R A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
AND BOM NOT FINAL
<edit here to insert page detail>
EGC
NVIDIA
2701 SAN TOMAS
CORPORATION
EXPRESSWAY
SANTA CLARA, CA 95050,
USA
600-10264-xxxx-vvv
NV_PN
IDPAGE
NAME
<CON_PAGE_NUM> OF
<CON_TOTAL_PAGES>
DATE
5
7-MAY-2004
MEMORY 128/256MB, 8Mx32DDR, PARTITION C, BANK 1
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE
TO MEMORY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE
BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS
OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE,
TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES
AND BOM NOT FINAL
<edit here to insert page detail>
EGC
NVIDIA
2701 SAN TOMAS
CORPORATION
EXPRESSWAY
SANTA CLARA, CA 95050,
USA
600-10264-xxxx-vvv
NV_PN
IDPAGE
NAME
<XR_PAGE_TITLE>
DATE
7-MAY-2004
Loading...
+ 13 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.