Sony CXP822P24 Datasheet

CXP822P24
CMOS 8-bit Single Chip Microcomputer
Description
The CXP822P24 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer counter, fluorescent display tube controller/driver, remote control reception circuit, CTL duty detection circuit, 14-bit PWM output and high­speed output circuit besides the basic configurations of 8-bit CPU, PROM, RAM, and I/O port.
The CXP822P24 also provides sleep/stop function that enables lower power consumption.
CXP822P24 is the PROM-incorporated version of the CXP82224 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small­quantity producton.
Features
Wide-range instruction system (213 instructions) to cover various types of data.
— 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
Minimum instruction cycle 400ns at 10MHz operation
122µs at 32kHz operation
Incorporated PROM capacity 24K bytes
Incorporated RAM capacity 704 bytes (including fluorescent display area)
Peripheral functions
— A/D converter 8-bit, 8-channel, successive approximation method
(Conversion time of 32µs/10MHz)
— Serial interface SIO with 8-bit, 8-stage FIFO incorporated for data use
(Auto transfer for 1 to 8 bytes), 1 channel 8-bit standard SIO, 1 channel
— Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
16-bit capture timer/counter, 32kHz timer/counter
— Fluorescent display tube controller/driver Maximum of 384 segment display possible
1 to 16-digit dynamic display Dimmer function High voltage drive output (40V) Incorporated pull-down resistor Hardware key scan function Maximum of 16 × 8 key matrix compatible
— Remote control reception circuit Incorporated noise elimination circuit
Incorporated 8-bit, 6-stage FIFO for measurement data — PWM output circuit 14 bits, 1 channel — CTL duty detection circuit — High-speed output circuit Precision of 800ns at 10MHz, 4 outputs.
Interruption 19 factors, 15 vectors, multi-interruption possible
Standby mode Sleep/stop
Package 100-pin plastic QFP
Structure
Silicon gate CMOS IC
100 pin QFP (Plastic)
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
– 1 –
E93242A78-PS
CXP822P24
V
SS
V
DD
RST
XTAL EXTAL TX
TEX
PA0 to PA7 8
PB0 to PB7 8
PORT APORT B
CLOCK GEN./
SYSTEM CONTROL
SPC700
CPU CORE
PC0 to PC7 8
PD0 to PD7 8
PORT C
RAM
704 BYTES
PROM
24K BYTES
PE0 to PE5 6
PORT D
PE6 to PE7
PF0 to PF7
2
8
PORT E
32kHz
PRESCALER/
PG0 to PG7 8
PORT F
PH0 to PH7 8
PORT G
TIMER/COUNTER
TIME BASE TIMER
PI0 to PI7 8
PORT H
PULSE
REALTIME
GENERATOR
CH0 CH1
2
PORT I
4
PG3/RTO3
to
PG0/RTO0
REF
SS
Block Diagram
PE3/INT3/NMI
PE2/INT2
PE1/EC1/INT1
PE0/EC0/INT0
AV
AV
A/D CONVERTER
8
PA0/AN0 to
PA7/AN7
RAM
80 BYTES
DRIVER
FDP CONTROLLER/
8
8
24
T0 to T7
T8/S31 to
T15/S24
PD0/S0 to
PI7/S23
INTERRUPT CONTROLLER
FIFO
CTL DUTY DET
REMOCON
14 BIT PWM GENERATOR
VFDP
PE5/CTL
PE7/DDO
PE6/PWM
PE4/RMC
2 2 2
FIFO
UNIT 0
SERIAL
INTERFACE
PB3/SI0
PB4/SO0
PB1/CSO
PB2/SCK0
2
8 BIT TIMER/COUNTER 0
SERIAL INTERFACE UNIT 1
PB6/SI1
PB7/SO1
PB5/SCK1
PE0/EC0
2
8 BIT TIMER 1
16 BIT CAPTURE
TIMER/COUNTER 2
PE7/TO
PB0/CINT
PE1/EC1
– 2 –
Pin Assignment (Top View)
PG7
PE0/EC0/INT0
PG6
PG5
PG3/RTO3
PG4
PG2/RTO2
PG0/RTO0
PG1/RTO1
SS
V
CXP822P24
FDP
DD
pp
V
V
V
T0
T1
T2
T3
T4
T5
T6
PE1/EC1/INT1
PE2/INT2
PE3/INT3/NMI
PE4/RMC
PE5/CTL
PE6/PWM
PE7/TO/DDO/ADJ
PB0/CINT
PB1/CS0
PB2/SCK0
PB3/SI0
PB4/SO0
PB5/SCK1
PB6/SI1 PB7/SO1 PC0/KR0 PC1/KR1 PC2/KR2 PC3/KR3 PC4/KR4
PC5/KR5 PC6/KR6 PC7/KR7
PH0 PH1
PH2 PH3 PH4 PH5 PH6
10 11 12 13 14 15 16 17 18 19
20 21 22
23
24 25 26 27 28
29 30
100
99
98
96
97
1
2 3 4
5 6 7 8 9
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79 78 77 76 75 74
73 72
71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55
54 53 52 51
T7 T8/S31 T9/S30
T10/S29 T11/S28 T12/S27 T13/S26 T14/S25 T15/S24 P17/S23 P16/S22 P15/S21
P14/S20
P13/S19 P12/S18 P11/S17 P10/S16 PF7/S15 PF6/S14 PF5/S13 PF4/S12 PF3/S11
PF2/S10 PF1/S9 PF0/S8 PD7/S7
PD6/S6
PD5/S5 PD4/S4 PD3/S3
31
32
PH7
33
34
PA0/AN0
PA1/AN1
35
PA2/AN2
37
36
PA4/AN4
PA3/AN3
38
39
RST
PA5/AN5
40
XTAL
EXTAL
Note) Vpp (Pin 90) must be connected to VDD.
– 3 –
41
SS
V
42
TX
43
44
TEX
46
45
PA6/AN6
PA7/AN7
REF
AV
47
SS
AV
48
PD0/S0
49
PD1/S1
50
PD2/S2
Pin Description
Symbol I/O Functions
CXP822P24
PA0/AN0
to
PA7/AN7 PB0/CINT
PB1/CS0 PB2/SCK0 PB3/SI0 PB4/SO0 PB5/SCK1 PB6/SI1 PB7/SO1
PC0/KR0
to
PC7/KR7
PD0/S0
to
PD7/S7
I/O/ Analog input
I/O/Input I/O/Input I/O/I/O I/O/Input I/O/Output I/O/I/O I/O/Input Output/Output
I/O/Input
Output/Output
(Port A) 8-bit I/O port. I/O can be set in a unit of single bit . (8 pins)
(Port B) 8-bit I/O port. I/O for lower 7bits can be set in a unit of single bits. Uppermost bit (PB7) is for output only. (8 pins)
(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sync current.
(Port D) 8-bit output port. (8 pins)
Analog inputs to A/D converter. (8 pins)
Capture input to 16-bit timer/counter. Chip select input for serial interface (CH0). Serial clock I/O (CH0). Serial data input (CH0). Serial data output (CH0). Serial clock I/O (CH1). Serial data input (CH1). Serial data output (CH1).
Serves as key return inputs when operating key scan with FDP segment signal.
FDP segment signal outputs.
PE0/INT0/EC0 PE1/INT1/EC1
PE2/INT2 PE3/INT3/NMI PE4/RMC
PE5/CTL PE6/PWM
PE7/TO/DDO/ ADJ
PF0/S8
to
PF7/S15
PG0/PTO0
to
PG3/RTO3
PG4 to PG7
Input/Input/Input Input/Input/Input
Input/Input Input/Input/Input Input/Input
Input/Input Output/Output
Output/Output/ Output/Output
Output/Output
I/O/Output
I/O
(Port E) 8-bit port. Lower 6 bits are for inputs; upper 2 bits are for outputs. (8 pins)
(Port F) 8-bit output port. (8 pins)
(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Data for the lower 4 bits are gated with the contents of RTO or OR-gate output. (8 pins)
External event inputs for Inputs for external
timer/counter.
(2 pins) interruption request. (4 pins)
Non-maskable
interruption request input. Remote control reception circuit input. Input for CTL duty direction circuit. 14-bit PWM output. Output for the 16-bit timer/counter
rectangular waves, CTU duty detection, and 32kHz oscillation frequuency demultiplication.
FDP segment signal
outputs.
Outputs for real-time pulse generator (RTG). Functions as high-precision, real-time pulse output port. (4 pins)
– 4 –
Symbol I/O Functions
(Port H)
PH0 to PH7
I/O
8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)
CXP822P24
PI0/S16
to
PI7/S23 T8/S31
to
T15/S24 T0 to T7 VFDP EXTAL XTAL
TEX TX
RST AVREF AVSS VDD
Vpp
Output/Output
Output/Output
Output
Input Output
Input Output
Input Input
(Port I) 8-bit output ports. FDP segment signal outputs. (8 bits)
Outputs for FDP timing (digit) signals/sagment signals.
FDP timing signal outputs. FDP voltage supply when incorporated resistor is set by mask option.
Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.
Crystal connectors for 32kHz timer/counter clock oscillation. Set 32kHz crystal oscillator between TEX and TX. For usage as event input, attach clock source to TEX, and open TX.
Low-level active, system reset. Reference voltage input for A/D converter. A/D converter GND. Vcc supply. Vcc supply for incorporated PROM writing.
Connect to VDD during normal operation.
VSS
GND.
– 5 –
Input/Output Circuit Formats for Pins
CXP822P24
Pin
PA0/AN0
to
PA7/AN7
8 pins
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1
Port A
Data bus
Port B
Port A data
Port A direction
"0" when reset
RD (Port A)
Port A input selection
"0" when reset
"0" when reset
Data bus
Circuit format
A/D converter
Port B data
Port B direction
Input multiplexer
Schmitt input
When reset
IP Input protection circuit
Hi-Z
IP
Hi-Z
4 pins
PB2/SCK0 PB5/SCK1
2 pins
Port B
Port B output selection
"0" when reset
Port B data
Port B direction
"0" when reset
Data bus
RD (Port B)
RD (Port B)
SCK out
Output enable
SCK in
CINT CS0 SI0 SI1
IP
Hi-Z
Schmitt input
– 6 –
CXP822P24
PB4/SO0
1 pin
PB7/SO1
1 pin
Port B
Port B output selection
"0" when reset
Port B direction
"0" when reset
Data bus
RD (Port B)
Port B
Port B output selection
"1" when reset
Port B data
"1" when reset
Data bus
RD (Port B)
Output enable
Port B data
Output enable
SO
SO
Circuit format
Internal reset signal
IP
Pull-up transistor approx.
200k
When resetPin
Hi-Z
High level
PC0/KR0
to
PC7/KR7
8 pins
PE0/EC0/INT0 PE1/EC1/INT1 PE2/INT2 PE3/INT3/NMI PE4/RMC PE5/CTL
6 pins
Port C
Data bus
Port E
Port C data
Port C direction
"0" when reset
RD (Port C)
Key input signal
Schmitt input
IP
IP
High current drive of 12mA possible
EC0/INT0 EC1/INT1 INT2 INT3/NMI RMC CTL
Data bus
RD (Port E)
Hi-Z
Hi-Z
– 7 –
Loading...
+ 14 hidden pages