Sony CXG1006N Datasheet

High-Frequency SPDT Antenna Switch
For the availability of this product, please contact the sales office.
Description
The CXG1006N is a high power antenna switch MMIC. This IC is designed using the Sony's GaAs J­FET process and operates at a single positive power supply.
Features
Single positive power supply operation
Low insertion loss 0.5dB (Typ.) at 2.0GHz
High isolation 27dB (Typ.) at 2.0GHz
High power switching
P1dB (Typ.) 32dBm at 2.0GHz
VCTL (H) = 2.0V
34dBm at 2.0GHz
VCTL (H) = 4.0V
Application
Antenna switch for digital cellular telephones
Absolute Maximum Ratings (Ta = 25°C)
Control voltage Vctl 7 V
Operating temperature Topr –35 to +85 °C
Storage temperature Tstg –65 to +150 °C
Operating Condition
Control voltage 0/4 V
CXG1006N
8 pin SSOP (Plastic)
Structure
GaAs J-FET MMIC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
– 1 –
E95Z31A66-ST
CXG1006N
Electrical Characteristics
VCTL (L) = 0V, VCTL (H) = 4V, PIN = 30dBm, RRF = 75k (Ta = 25°C)
Item
Insertion Loss
Symbol
IL1
Test Condition
Min.
Typ.
0.3
Max.
0.6
Unit
dB
f = 1.0GHz
Isolation Insertion Loss
ISO1 IL1.5
35
40
0.4
0.7
dB dB
f = 1.5GHz
Isolation Insertion Loss Isolation
ISO1.5 IL2 ISO2
29
24
32
0.5 27
0.8
dB dB dB
f = 2.0GHz
VSWR Switching Time
VSWR TSW
100
1.5 ns
VCTL (L) = 0V, f = 2GHz (Ta = 25°C)
Item 1dB Compression Point 1dB Compression Point
Symbol P1dB (3) P1dB (4)
Test Condition VCTL (H) = 3V VCTL (H) = 4V
Min.
30 32
Typ.
32 34
Max. Unit
dBm dBm
VCTL (L) = 0V, RRF = 75k (Ta = 25°C)
Item
Control Current Control Current Control Current
Block Diagram
Port1
Symbol
ICTL (1) ICTL (2) ICTL (3)
VCTL (H) = 3V VCTL (H) = 4V VCTL (H) = 5V
Port3
Port2
Test Condition
Min. Typ.
100 150 200
Max.
170 220 270
Package Outline/Pin Configulation
CTLB
Port1
GND
CTLA
1
2 3 4
8 pin SSOP (PLASTIC)
8 7 6 5
Port3 GND
GND
Port2
Unit
µA µA µA
VCTLA VCTLB
High
Low
Low
High
Port1-Port2 ON Port1-Port3 OFF
Port1-Port2 OFF Port1-Port3 ON
– 2 –
Loading...
+ 2 hidden pages