Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information
sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed
for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office
to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor
devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms
and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement").
The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets
are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure
could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing
and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained
by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation (“SMSC”). Product names and company
names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES
ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT,
SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE
FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR
OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
SMSC LAN9730Revision 1.0 (10-14-11)
USER MANUAL
Page 2
1 Introduction
SMSC
LAN9730
EVB-LAN9730-MII
256 x 8
µWire
EEPROM
Ethernet
10/100
Ethernet
Magnetics
& RJ45
Data
2 x 10
JTAG Header
40-Pin MII Connector
(Female)
External PHY
Strobe
HSIC_DATA
HSIC_STROBE
HSIC Coax
Connectors
The LAN9730 is a high-performance, small form factor solution for USB to 10/100 Ethernet port
bridging. With applications ranging from embedded systems, set-top boxes, and PVR’s, to USB port
replicators and test instrumentation, the LAN9730 is targeted as a high-performance, low-cost
USB/Ethernet connectivity solution.
The LAN9730 contains an integrated 10/100 Ethernet PHY, HSIC interface, Hi-Speed USB 2.0 device
controller, 10/100 Ethernet MAC, TAP controller, EEPROM controller, and a FIFO controller with a total
of 30 kB of internal packet buffering. The LAN9730 complies with the IEEE 802.3 (full/half-duplex
10BASE-T and 100BASE-TX) Ethernet protocol and USB 2.0 specification, enabling compatibility with
industry standard Fast Ethernet and USB 2.0 applications. The HSIC interface is compliant with the
High-Speed Interchip USB Electrical Specification 1.0. High-Speed Inter-Chip (HSIC) is a digital
interconnect bus that enables the use of USB technology as a low-power chip-to-chip interconnect at
speeds up to 480 Mb/s.
The EVB-LAN9730-MII is an Evaluation Board (EVB) that utilizes the LAN9730 to provide a fully
functional, self-powered HSIC to Ethernet interface. The EVB-LAN9730-MII provides fully integrated
Ethernet and HSIC interfaces via the onboard RJ45 and HSIC Data/Strobe coaxial connectors. The
EVB-LAN9730-MII supports internal and external PHY modes. An external PHY may be connected via
the onboard 40-pin female MII connector. The onboard 256x8 EEPROM is used to load the EVBLAN9730-MII’s USB configuration parameters and MAC address.
EVB-LAN9730-MII software drivers are available for Windows
Linux®, and Windows CE. Additional manufacturing and diagnostic tools are available for debugging
and external EEPROM configuration.
EVB-LAN9730-MII Evaluation Board User Manual
®
XP, Windows Vista, Mac® OS X,
A simplified block diagram of the EVB-LAN9730-MII can be seen in Figure 1.1.
Revision 1.0 (10-14-11)2SMSC LAN9730
Figure 1.1 EVB-LAN9730-MII Block Diagram
USER MANUAL
Page 3
EVB-LAN9730-MII Evaluation Board User Manual
The EVB-LAN9730-MII kit includes two U.FL coaxial cables (Hirose part number U.FL-2LP-068N2-A(100)) used for connection of the HSIC Data and Strobe signals to a USB HSIC Host. A U.FL RF
coaxial cable extraction tool (Hirose part number U.FL-LP-N-2) is provided for properly removing the
coaxial cables from the HSIC interconnects. The HSIC coaxial cables and extraction tool can be seen
in Figure 1.2.
Note: To avoid inadvertent damage, do not use the extraction tool while the EVB-LAN9730-MII is
powered.
Figure 1.2 EVB-LAN9730-MII Coaxial Cables and Extraction Tool
1.1 References
Concepts and material available in the following documents may be helpful when using the EVBLAN9730-MII.
This section includes the following EVB-LAN9730-MII board details:
Configuration
Mechanicals
2.1 Configuration
The following sub-sections describe the various board features including jumpers, LEDs, test points,
and system connections. A top view of the EVB-LAN9730-MII is shown in Figure 2.1.
EVB-LAN9730-MII Evaluation Board User Manual
Revision 1.0 (10-14-11)4SMSC LAN9730
Note: The EVB-LAN9730-MII includes a 2 A fuse (F1) to protect from overcurrent conditions. If this
fuse becomes damaged, it can be replaced with a 2 A Littlefuse 154002.DR.
Figure 2.1 EVB-LAN9730-MII Top View
USER MANUAL
Page 5
EVB-LAN9730-MII Evaluation Board User Manual
2.1.1Jumpers
The following table details the jumper definitions and default settings for the EVB-LAN9730-MII.
Jumper settings may be changed as needed. However, any deviation from the default settings should
be approached with care and knowledge of the schematics and datasheet. An incorrect jumper setting
may disable the board.
Note: A dashed line in the Settings column indicates an installed jumper. All jumper settings are
shown in their default state (self-powered, internal Ethernet PHY operation).
Table 2.1 Jumpers
JUMPERDESCRIPTIONSETTINGS
IN: Connects J2 (external host reset
input) to JP5 for input to nRESET
OUT: Disconnects J2 (external host reset
JP1External Host Reset Connect1 2
input) to JP5 for input to nRESET
Note:JP5 must also be installed to
utilize an external host reset
input on J2.
JP2
JP4Ethernet PHY Select
JP5External Reset Connect1 2
JP6
JP7
+1.2 V Power Supply Select
(Note 2.1)
LED Connects
(Note 2.2)
EEPROM Chip Select
Connect
1 2
(DNP)
1 2Selects external Ethernet PHY
2---3Selects internal LAN9730 Ethernet PHY
1---2
3---4
5---6
1---2
IN: +1.2 V power supplied by an external
+1.2 V power source
OUT: +1.2 V power supplied by the
LAN9730’s internal regulator
IN: Connects external reset events
(S1, J1, J2) to nRESET
OUT: Disconnects external reset events
(S1, J1, J2) to nRESET
IN: Connects Ethernet Speed LED
indicator (T1 - Yellow)
OUT: Disconnects Ethernet Speed LED
indicator (T1 - Yellow)
IN: Connects Ethernet Link/Activity LED
indicator (T1 - Green)
OUT: Disconnects Ethernet Link/Activity
LED indicator (T1 - Green)
IN: Connects Ethernet Full Duplex LED
indicator (LED2)
OUT: Disconnects Ethernet Full Duplex
LED indicator (LED2)
IN: Connects the LAN9730’s EECS pin to
the CS pin of the on-board EEPROM
OUT: Disconnects the LAN9730’s EECS
pin from the CS pin of the on-board
EEPROM
1 2
JP8HSIC Slew Tune Boost Select
2---3
SMSC LAN97305Revision 1.0 (10-14-11)
Selects 30% HSIC_DATA and
HSIC_STROBE slew rate boost
Selects no HSIC_DATA and
HSIC_STROBE slew rate boost
USER MANUAL
Page 6
EVB-LAN9730-MII Evaluation Board User Manual
Table 2.1 Jumpers (continued)
JUMPERDESCRIPTIONSETTINGS
JP9
JP10
JP11EEPROM Select
JP12
JP13Remote Wakeup Select
JP14Port Swap Select
JP15Auto-MDIX Select
+1.2 V Internal Regulator
Select (Note 2.1)
HSIC Driver Output
Impedance Select
Self/Bus Power Select
1---2
2 3
1---2
2 3
1 2Disables EEPROM usage
2---3Enables EEPROM usage
1---2Self-powered device
2 3Bus-powered device
1 2Remote wakeup is supported
2---3Remote wakeup is not supported
1 2
2---3
1---2Auto-MDIX is enabled
2 3Auto-MDIX is disabled
+1.2 V power supplied by the LAN9730’s
internal regulator
+1.2 V power supplied by an external
+1.2 V power source
Selects 50 Ohm output impedance on
HSIC_DATA and HSIC_STROBE
Selects 40 Ohm output impedance on
HSIC_DATA and HSIC_STROBE
HSIC_DATA and HSIC_STROBE pin
functionality is swapped
HSIC_DATA and HSIC_STROBE pin
functionality is not swapped
Note 2.1The EVB-LAN9730-MII is configured to utilize the LAN9730’s +1.2 V internal regulator by
default (JP2 depopulated and JP9 populated in the 1-2 position). To utilize an external
+1.2 V power source, JP2 must be populated and JP9 must be populated in the 2-3
position. Incorrect JP2 and JP9 jumper settings may disable the board.
Note 2.2Refer to Table 2.2, "LEDs" for descriptions of the various LED functions.
Revision 1.0 (10-14-11)6SMSC LAN9730
USER MANUAL
Page 7
EVB-LAN9730-MII Evaluation Board User Manual
2.1.2LEDs
Table 2.2 LEDs
REFERENCECOLORINDICATION
LED1Green+3.3 V Power Active
Ethernet Full Duplex
ON: Full duplex
LED2Green
Green
T1
Yell ow
OFF: Half duplex
Note:This LED can be disabled by
removing the jumper from the 5-6
position of JP6.
Ethernet Link/Activity
Solid: Link established
Blinking: Link activity
OFF: No link
Note:This LED can be disabled by
removing the jumper from the 3-4
position of JP6.
Ethernet Speed
ON: 100BASE-TX
OFF: 10BASE-T
Note:This LED can be disabled by
removing the jumper from the 1-2
position of JP6.
2.1.3Test Points
Table 2.3 Test Points
TEST POINTDESCRIPTIONCONNECTION
TP1nRESET White Test PointnRESET (LAN9730)
TP2Ground Gold Post Test PointGND
TP3+5.0 V Red Test Point+5.0 V
TP4Ground Test Point (DNP)GND
TP5Ground Gold Post Test PointGND
TP6+3.3 V Orange Test Point+3.3 V
TP7Ground Gold Post Test PointGND
TP8Ground Gold Post Test PointGND
TP9+1.2 V Green Test Point+1.2 V
TP10Ground Gold Post Test PointGND
SMSC LAN97307Revision 1.0 (10-14-11)
USER MANUAL
Page 8
EVB-LAN9730-MII Evaluation Board User Manual
2.1.4System Connections
Table 2.4 System Connections
PLUG/HEADERDESCRIPTIONPART
P1+5 V Power Supply Barrel ConnectorCUI PJ-102AH
T1
J1
J2
J3HSIC DATA Coaxial ConnectorHirose U.FL-R-SMT-1(01)