The Si5396J-A-EVB is used for evaluating the Si5396 Any-Frequency, AnyOuput, Jitter-Attenuating Clock Multiplier. There is only one EVB for the 44pin 4 output Si5396, which is an embedded reference device J-grade. There
is no EVB for the external reference A grade version for the Si5396-EVB.
The device grade and revision is distinguished by a white 1 inch x 0.187
inch label with the text “Si5396J-A-EB” installed in the lower left hand corner
of the board. (For ordering purposes only, the terms “EB” and “EVB” refer to
the board and the kit respectively. For the purpose of this document, the
terms are synonymous in context.)
KEY FEATURES OR KEY POINTS
• Si5396J-A-EVB for evaluating internal reference versions
Si5396J/K
•
Powered from USB port or external power supply.
•
ClockBuilder® Pro (CBPro) GUI programmable VDD
supply allows device to operate from 3.3, 2.5, or 1.8 V.
• CBPro GUI allows control and measurement of voltage,
current, and power of VDD and all 4 VDDO supplies.
• Status LEDs for power supplies and control/status
signals of Si5396J.
• SMA connectors for input clocks and output clocks
silabs.com | Building a more connected world.Rev. 1.1
silabs.com | Building a more connected world.Rev. 1.1 | 2
UG336: Si5396J Evaluation Board User's Guide
Si5396J-A-EVB Functional Block Diagram
1. Si5396J-A-EVB Functional Block Diagram
Below is a functional block diagram of the Si5396J-A-EVB. This evaluation board can be connected to a PC via the main USB connector for programming, control, and monitoring. See section 3. Quick Startor section 9. Installing ClockBuilder Pro Desktop Softwarefor
more information.
silabs.com | Building a more connected world.Rev. 1.1 | 4
UG336: Si5396J Evaluation Board User's Guide
3. Quick Start
1. Install ClockBuilder Pro desktop software from https://www.silabs.com/products/development-tools/software/clock.
2. Connect a USB cable from Si5396J-A-EB to the PC where the software was installed.
3. Confirm jumpers are installed as shown in Table 4.1 Si5396J-A-EVB Jumper Defaults on page 6.
4. Launch the ClockBuilder Pro Software.
5. You can use ClockBuilder Pro to create, download, and run a frequency plan on the Si5396-A-EB.
6. Find the Si5396J data sheet: https://www.silabs.com/documents/public/data-sheets/si5397-96-a-datasheet.pdf
Quick Start
silabs.com | Building a more connected world.Rev. 1.1 | 5
4. Jumper Defaults
UG336: Si5396J Evaluation Board User's Guide
Jumper Defaults
Table 4.1. Si5396J-A-EVB Jumper Defaults
LocationTypeI = Installed
0 = Open
JP12 pinI
JP22 pinI
JP32 pinO
JP42 pinI
JP53 pin1 to 2 (USB)
Note: Refer to the Si5396J-A-EVB schematics for the functionality associated with each jumper.
LocationTypeI = Installed
J175 x 2 HdrAll 5 installed
0 = Open
silabs.com | Building a more connected world.Rev. 1.1 | 6
UG336: Si5396J Evaluation Board User's Guide
Status LEDs
5. Status LEDs
Table 5.1. Si5396J-A- EVB Status LEDs
LocationSilkscreenColorStatus Function Indication
D5LOS_XAXBBBlueXA/XB Loss of Signal indicator
D6INTRBBlueMCU INTR (Interrupt) active
D7LOL_BBBlueDSPLL A Loss of Lock indicator
D8LOL_ABBlueDSPLL B Loss of Lock indicator
D11+5V MAINGreenMain USB +5V present
D12READYGreenMCU Ready
D13BUSYGreenMCU Busy
D5, D6, D7, and D8 are status LEDs indicating the device alarms currently asserted. D11 is illuminated when USB +5 V supply voltage
is present. D12 and D13 are status LEDs showing on-board MCU activity.
Figure 5.1. Status LEDs
silabs.com | Building a more connected world.Rev. 1.1 | 7
UG336: Si5396J Evaluation Board User's Guide
Clock Input Circuits (INx/INxB)
6. Clock Input Circuits (INx/INxB)
The Si5396J-A-EVB has eight SMA connectors (IN0/IN0B–IN3/IN3B) for receiving external clock signals. All input clocks are terminated
as shown in Figure 6.1 Input Clock Termination Circuit on page 8 below. Note input clocks are ac-coupled and 50 Ω terminated. This
represents four differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair
with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5396 data sheet. Typically a
0.1 μF dc block is sufficient, however, 10 μF may be needed for lower input frequencies. Note that the EVB is populated with both dc
block capacitor values.
Figure 6.1. Input Clock Termination Circuit
silabs.com | Building a more connected world.Rev. 1.1 | 8
UG336: Si5396J Evaluation Board User's Guide
Clock Output Circuits (OUTx/OUTxB)
7. Clock Output Circuits (OUTx/OUTxB)
Each of the eight output drivers (four differential pairs) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in Figure 7.1 Output Clock Termination Circuit on page 9 below. The output signal will have no dc bias. If dc coupling is
required, the ac coupling capacitors can be replaced with a resistor of appropriate value. The Si5396J-A-EVB provides an L-network at
OUT0/OUT0B output pins for optional output termination resistors. Note that components with schematic “NI” designation are not normally populated.
Figure 7.1. Output Clock Termination Circuit
silabs.com | Building a more connected world.Rev. 1.1 | 9
UG336: Si5396J Evaluation Board User's Guide
External Reference Clock (XA/XB) Not Supported
8. External Reference Clock (XA/XB) Not Supported
The Si5396J-A-EVB does not support an external reference clock on XA/XB. The layout for the external XTAL is on the board, but the
EVB for this part is an embedded XTAL version only and therefore this circuit should remain disconnected and unused.