3
LR38574
PIN NO.
SYMBOL I/O
POLARITY
PIN NAME DESCRIPTION
1 OFDC O3
Control pulse output
for OFD voltage
A pulse to control OFD voltage.
2V
1X O3
Vertical transfer
pulse output 1
A vertical transfer pulse for CCD.
Connect to V
1X pin of vertical driver IC.
3VH1AX O3
Readout pulse
output 1A
A pulse that transfers the charge of the photo-diode to
the vertical shift register.
Connect to VH1AX pin of vertical driver IC.
4VH1BX O3
Readout pulse
output 1B
A pulse that transfers the charge of the photo-diode to
the vertical shift register.
Connect to VH1BX pin of vertical driver IC.
5V2X O3
Vertical transfer
pulse output 2
A vertical transfer pulse for CCD.
Connect to V
2X pin of vertical driver IC.
6VDD3 – Power supply Supply of +3.3 V power.
A grounding pin.Ground–GND7–
9VH
3AX O3
Readout pulse
output 3A
A pulse that transfers the charge of the photo-diode to
the vertical shift register.
Connect to VH
3AX pin of vertical driver IC.
8V
3X O3
Vertical transfer
pulse output 3
A vertical transfer pulse for CCD.
Connect to V
3X pin of vertical driver IC.
A pulse that transfers the charge of the photo-diode to
the vertical shift register.
Connect to VH
3BX pin of vertical driver IC.
Readout pulse
output 3B
O3VH3BX10
11 V
4X O3
Vertical transfer
pulse output 4
A vertical transfer pulse for CCD.
Connect to V
4X pin of vertical driver IC.
A pulse that sweeps the charge of the photo-diode for
the electronic shutter. Connect to OFD pin of CCD
through the vertical driver IC and DC offset circuit.
Held at H level at normal mode.
OFD pulse outputO3OFDX12
13 PBLK O3
Pre-blanking pulse
output
A pulse that corresponds to the cease period of the
horizontal transfer pulse.
A pulse to clamp the optical black signal.
This pulse stays high during the absence of effective
pixels within the vertical blanking or the period of
sweep-out signal.
Optical black clamp
pulse output
O3BCPX 14
15 CLPX O3 Clamp pulse output
A pulse to clamp the dummy outputs of CCD signal.
This pulse stays high during the sweep-out period.
An output pin for AD converter. The output phase of
ADCK is selected by serial data step by 90˚.
AD clock outputO6MA3ADCK16
–
PIN DESCRIPTION
17 GND – Ground A grounding pin.–