Sharp LH168M Datasheet

In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that may occur in equipment using any SHARP devices shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device.

DESCRIPTION

The LH168M is a 384-output TFT-LCD source driver IC which can simultaneously display 262 144 colors in 64 gray scales.

FEATURES

• Number of LCD drive outputs : 384

• Built-in 6-bit digital input DAC

• Dot-inversion drive : Outputs the inverted gray scale voltages between LCD drive pins next to each other

• RSDS

TM*

(R_educed S_wing D_ifferential S_ignaling) input interface (Data and CK) : Possible to reduce E_lectro-M_agnetic I_nterference (EMI)

• Possible to display 262 144 colors in 64 gray scales with reference voltage input of 18 gray scales : This reference voltage input corresponds to ‹ correction and intermediate reference voltage input can be abbreviated

• Cascade connection

• Sampling sequence : Output shift direction can be selected XO

1, YO1, ZO1/XO128, YO128, ZO128 or

128, YO128, XO128/ZO1, YO1, XO1

• Shift clock frequency : 68 MHz (MAX.)

• Supply voltages –V

CC (for logic system) : +3.0 to +3.6 V

–V

LS (for LCD drive system) : +12 V (MAX.)

• Package : 434-pin TCP (Tape Carrier Package)

* RSDS is a trademark of National Semiconductor Corporation.

SHARP recommends FPD87310 of National Semiconductor Corporation as a timing controller for RSDS

PIN CONNECTIONS

LH168M

384-output TFT-LCD Source Driver IC

XO128 YO128 ZO128

382 383 384

YO1 ZO1

1 2 3

CHIP SURFACE

SPOI X0P X0N X1P X1N X2P X2N POL REV LS CKP CKN GND GND VH0 VH8 VH16 VH24 VH32 VH40 VH48 VH56 VH64 GND VLS VL64 VL56 VL48 VL40 VL32 VL24 VL16 VL8 VL0 LBR VCC VCC Y0P Y0N Y1P Y1N Y2P Y2N Z0P Z0N Z1P Z1N Z2P Z2N SPIO

434 433 432 431 430 429 428 427 426 425 424 423 422 421 420 419 418 417 416 415 414 413 412 411 410 409 408 407 406 405 404 403 402 401 400 399 398 397 396 395 394 393 392 391 390 389 388 387 386 385

434-PIN TCP

TOP VIEW

NOTE :

Doesn't prescribe TCP outline.

LH168M

PIN DESCRIPTION

PIN NO. SYMBOL I/O DESCRIPTION

1 to 384 XO

1-ZO128 O LCD drive output pins

385 SPIO I/O Start pulse input/cascade output pin

386 to 391 Z

2N-Z0P I Data input pins

392 to 397 Y

2N-Y0P I Data input pins

398, 399 VCC – Power supply pins for digital circuit

400 LBR I Shift direction selection input pin

401 to 409 VL

0-VL64 I Reference voltage input pins

410 V

LS – Power supply pin for analog circuit

411, 421, 422 GND – Ground pins

412 to 420 VH

64-VH0 I Reference voltage input pins

423, 424 CKN, CKP I Shift clock input pins

425 LS I Latch input pin 426 REV I LCD drive output polarity exchange input pin 427 POL I Input data polarity exchange input pin

428 to 433 X

2N-X0P I Data input pins

434 SPOI I/O Start pulse input/cascade output pin

LH168M

BLOCK DIAGRAM

CKN 423

POL 427

397

428

433

X2N

SPOI 434

LBR 400

VH0 420

VL0 401

VL64 409

64 412

CKP 424

391

392

Z0P

Y2N

386Z2N

425

382

410

385

398399

422421

REV 426

SPIO

XO12YO13ZO1 XO128

383

YO128

384

ZO128

64 x 2

12821

CC VCC GND GND

411

GND

SHIFT REGISTER

SAMPLING MEMORY

HOLD MEMORY

DATA

LATCH

REFERENCE

VOLTAGE

GENERATION

CIRCUIT

LEVEL SHIFTER

DA CONVERTER

OUTPUT CIRCUIT

COMPARATOR

LH168M

FUNCTIONAL OPERATIONS OF EACH BLOCK

INPUT/OUTPUT CIRCUITS

GND

To Internal Circuit

Fig. 1 Input Circuit (1)

¿Applicable pins¡ LBR, LS, REV

GND GND

To Internal Circuit

Fig. 2 Input Circuit (2)

¿Applicable pin¡ POL

BLOCK FUNCTION

Shift Register

Used as a bi-directional shift register which performs the shifting operation by CK and

selects bits for data sampling. Data Latch Used to temporary latch the input data which is sent to the sampling memory. Comparator Convert low voltage input signal into internal [CMOS level] voltage input signal. Sampling Memory Used to sample the data to be entered by time sharing. Hold Memory Used for latch processing of data in the sampling memory by LS input.

Level Shifter

Used to shift the data in the hold memory to the power supply level of the analog circuit

unit and sends the shifted data to DA converter. Reference Voltage Generation Circuit

Used to generate a gamma-connected 64 x 2-level voltage by the resistor dividing circuit.

DA Converter

Used to generate an analog signal according to the display data and sends the signal to

the output circuit.

Output Circuit

Used as a voltage follower, configured with an operational amplifier and an output buffer,

which outputs analog signals of 64 x 2 gray scales to LCD drive output pin.

LH168M

Fig. 4 Input/Output Circuit

¿Applicable pins¡ SPIO, SPOI

**P

**N

GND

To Internal Circuit

Comparator

Differential

Input

GND

–

Fig. 3 Input Circuit (3)

¿Applicable pin¡ CKP, CKN, X0P-X2P, X

0N-X2N, Y0P-Y2P,

0N-Y2N, Z0P-Z2P,

0N-Z2N

** : CK, X0-X2,

0-Y2, Z0-Z2

VCC

GND

Nch Tr

Output Signal

Output Control Signal

VCC

GND

To Internal Circuit

Pch Tr

LH168M

GND

From Internal Circuit

Operational Amplifier

+ –

Fig. 5 Output Circuit

¿Applicable pins¡ XO

1-XO128,

1-YO128,

1-ZO128

FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL FUNCTIONS

CC Used as power supply pin for digital circuit, connected to +3.0 to +3.6 V.

VLS Used as power supply pin for analog circuit, connected to +8.0 to +12.0 V.

GND Used as ground pin, connected to 0 V.

SPIO SPOI

Used as input pins of start pulse and also used as output pins for cascade connection.

When "H" is input into start pulse input pin, data sampling is started. On completion of

sampling, "H" pulse is output to output pin for cascade connection. Pin functions are

selected by LBR. For selecting, refer to "Functional Operations".

LBR

Used as input pin for selecting the shift register direction. For selecting, refer to

"Functional Operations".

Used as input pin for parallel transfer from sampling memory to hold memory. Data is

transferred at the rising edge and output from LCD drive output pin.

CKP

CKN

Used as shift clock input pin. Data is latched into sampling memory from data input pin at

the falling edge and the rising edge. (Use RSDS input voltage : 0 V to V

CC – 1.0 V)

0-VH64

VL0-VL64

Used as reference voltage input pins. Hold the reference voltage fixed during the period of

LCD drive output. For relation between input data and output voltage values, refer to

"Output Voltage Value". For internal gamma correction, refer to "Gamma Correction

Value". Observe the following relation for input voltage.

LS > VH0 ≥ VH8 ≥ π ≥ VH64 ≥ VL64 ≥ VL56 ≥ π ≥ VL0 > GND.

0P-X2N

0P-Y2N

Z0P-Z2N

Used as data input pins of R, G, and B colors. 3-bit data are input from data pins at the

falling edge and the rising edge of CKP (CKN). For relation between input data and output

voltage values, refer to "Functional Operations" and "Output Voltage Value". Select the

data to be entered into X, Y, and Z according to picture element arrays of the panel.

1-XO128,

1-YO128,

1-ZO128

Used as LCD drive output pins which output the voltage c/orresponding to the input of data

input pins (X0P to X2N, Y0P to Y2N, Z0P to Z2N). Data of XO1 to XO128 correspond to X0P

to X

2N. Data of YO1 to YO128 correspond to Y0P to Y2N, and data of ZO1 to ZO128

correspond to Z0P to Z2N. For relation between input data and output voltage values, refer

to "Functional Operations" and "Output Voltage Value".

+ 11 hidden pages