Channel Separation f = 1KHz100dB
1st and 2nd Volume Control 1dB step-470dB
Bass, Middle and TrebleControl 1dB step-14+14dB
Mute Attenuation100dB
TDA7319
ELECTRICAL CHARACTERISTICS (VS= 9V; RL= 10KΩ; f = 1KHz; all control = flat (G = 0); T
25°C Refer to thetest circuit,unless otherwisespecified.)
SymbolParameterTest ConditionMin.Typ.Max.Unit
INPUT
R
in
Input Resistance355065KΩ
1st VOLUME CONTROL
C
RANGE
A
VMAX
A
A
V
step
E
E
mute
A
t
DC
Control Range454749dB
Maximum Attenuation454749dB
Step Resolution0.51.01.5dB
Attenuation Set ErrorG = 0to -24dB-1.01.0dB
G = -24 to -47dB-1.51.5dB
Tracking ErrorG = 0 to -24dB1dB
G = 24 to -47dB2dB
Mute Attenuation80100dB
DC StepsAdiacent Attenuation Steps03mV
From 0dB to A
VMAX
0.55mV
2nd VOLUME CONTROL
C
RANGE
A
VMAX
A
A
V
step
E
A
E
t
MUTE
DC
Control Range454749dB
Maximum Attenuation454749dB
Step Resolution0.51.01.5dB
Attenuation Set ErrorG = 0to -24dB-1.01.0dB
G = -24 to -47dB-1.51.5dB
Tracking ErrorG = 0 to -24dB1dB
G = 24 to -47dB2dB
Mute Attenuation80100dB
DC StepsAdiacent Attenuation Steps03mV
From 0dB to A
VMAX
0.55mV
BASS
C
RANGE
A
R
b
step
Internal Feedback Resistance324456KΩ
Control Range±11.5±14±16dB
Step Resolution0.511.5dB
MIDDLE
C
RANGE
A
R
b
step
Internal Feedback Resistance182532KΩ
Control Range±11.5±14±16dB
Step Resolution0.511.5dB
TREBLE
C
RANGE
A
step
Control Range±13±14±15dB
Step Resolution0.511.5dB
SUPPLY
V
S
I
S
SVRRipple Rejection6090dB
Supply Voltage (note1)6910.5V
Supply Current4710mA
amb
=
AUDIO OUTPUT
V
clip
R
Ol
R
O
V
DC
Clipping Leveld = 0.3%22.6Vrms
Output Load Resistance2KΩ
Output Impedance100180300Ω
DC Voltage Level3.8V
3/16
TDA7319
ELECTRICAL CHARACTERISTICS (continued)
SymbolParameterTest ConditionMin.Typ.Max.Unit
GENERAL
e
NO
E
t
S/NSignal to Noise RatioAll Gains = 0dB; V
S
C
dDistortionA
BUS INPUTS
V
il
V
ih
I
in
V
O
Note 1: the device is functionally good at Vs = 5V. A step down, on VS, to 4V does’t reset the device.
Output NoiseAll Gains0dB(B= 20to 20kHzflat)515µV
Total Tracking ErrorAV = 0 to -24dB01dB
= -24 to -47dB02dB
A
V
=1V
O
rms
Channel Separation80100dB
=0;Vin=1V
V
Input Low Voltage1V
Input High Voltage3V
Input CurrentVin = 0.4V-55µA
Output Voltage SDA
Acknowledge
IO= 1.6mA0.40.8V
rms
106dB
0.010.08%
APPLICATION SUGGESTIONS
The first and the last stages are volume control
blocks. The control range is 0 to -47dB (mute)
with a 1dB step.
Thevery high resolution allowsthe implementation
ofsystems freefromany noisyacousticaleffect.
The TDA7319 audioprocessor provides 3 bands
tones control.
Bass, Middle Stages
The Bass and the middle cells have the same
structure.
The Bass cell has an internal resistor Ri = 44KΩ
typical.
The Middle cell has an internalresistor Ri = 25KΩ
typical.
Severalfilter types can be implemented,connecting external components to the Bass/Middle IN
and OUTpins.
Figure1.
Ri internal
OUTIN
4/16
C
1
R
2
D95AU313
C
2
The fig.1 refers to basic T Type Bandpass Filter
starting from the filter component values (R1 internal and R2,C1,C2 external) the centre frequency Fc, the gain Av at max. boost and the filter Q factor are computedas follows:
=
F
C
1
2 ⋅ π ⋅√Ri,R2, C1, C2
R2 C2+ R2 C1 + Ri C1
A
=
V
R2 C1 + R2C2
√Ri R2 + C1 C2
Q =
R2 C1 + R2 C2
Viceversa,once Fc, Av, and Ri internal value are
fixed, the external components values will be:
2
Q
⋅ C1
− 1Q
2
A
V
2
C1 =
− 1
A
V
2 ⋅ π ⋅ R
R2 =
⋅ Q
i
− 1− Q
A
V
2 ⋅ π ⋅ C1 ⋅ FC⋅ (AV− 1) ⋅Q
C2 =
Treble Stage
The treble stage is a high pass filter whose time
constant is fixed by an internal resistor (25KΩ
typical) and an external capacitor connected betweentreble pins and ground
Typicalresponsesare reportedin Figg.10 to 13.
CREF
The suggested 10µF reference capacitor (CREF)
value can be reduced to 4.7µF if the application
requiresfaster powerON.
Figure2: Noisevs. volume settingFigure3: SVRRvs. frequency
TDA7319
Figure4: THDvs. frequencyFigure5: THDvs. R
LOAD
Figure6: Channelseparation vs. frequencyFigure7: Outputclip level vs. Supplyvoltage
5/16
TDA7319
Figure8: Quiescentcurrent vs.supply voltageFigure9: Quiescentcurrent vs. temperature
Figure10: Bass responseFigure 11: Middleresponse
= 25kΩ
R
i
R
=44kΩ
i
C9 = C10 = 100nF (Bout, Bin)
R3 = 5.6kΩ
C9 = 15nF (MIN)
C6 - 22nF (MOUT)
R1 = 2.7kΩ
Figure12: TrebleresponseFigure 13: Typical tone response
C
6/16
TREBLE
= 5.6nF
2
C BUS INTERFACE
I
Data transmission from microprocessor to the
TDA7319 and viceversa takes place thru the 2
wires I
2
C BUS interface, consisting of the two
lines SDA and SCL (pull-up resistors to positive
supplyvoltage must beexternally connected).
DataValidity
As shown in fig. 3, the data on the SDA line must
be stable during the high period of the clock. The
HIGH and LOW state of the data line can only
change when the clock signal on the SCL line is
LOW.
Startand Stop Conditions
As shown in fig.4 a start condition is a HIGH to
LOW transition of the SDA line while SCL is
HIGH. The stop condition is a LOW to HIGH transitionof the SDAline while SCL is HIGH.
Byte Format
Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledgebit. TheMSB is transferredfirst.
TDA7319
Acknowledge
The master (µP) puts a resistive HIGH levelon the
SDA line during the acknowledge clock pulse (see
fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line
during the acknowledge clock pulse, so that the
SDAlineis stableLOW duringthisclockpulse.
The audioprocessor which has been addressed
has to generate an acknowledge after the receptionof each byte, otherwise the SDA line remains
at the HIGH level during the ninth clock pulse
time. In this case the master transmitter cangenerate the STOP information in order to abort the
transfer.
Transmissionwithout Acknowledge
Avoiding to detect the acknowledgeof the audioprocessor, the µP can use a simplier transmission: simply it generates the 9th clock pulse without checking the slave acknowledging, and then
sends the newdata.
This approach of course is less protected from
misworking and decreasesthe noise immunity.
2
DataValidity on the I
CBUS
TimingDiagram of I2CBUS
2
Acknowledgeon the I
CBUS
7/16
TDA7319
SDA, SCL I2CBUSTIMING
SymbolParameterMin.Typ.Max.Unit
f
SCL
t
BUF
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DA
t
SU:DAT
t
R
t
F
t
SU:STO
All values referred to V
(*) Must be guaranteed by the I
SCL clock frequency0400kHz
Bus free time betweena STOP and START condition1.3µs
Hold time (repeated) START condition. After this period, the first
0.6µs
clock pulse is generated
LOW period of the SCL clock1.3µs
HIGH periodof the SCL clock0.6µs
Set-up time for a repeated START condition0.6µs
Data hold time0.300µs
Data set-up time100ns
Rise time of both SDA and SCL signals20300ns (*)
Fall time of both SDA and SCL signals20300ns (*)
Set-up time for STOP condition0.6µs
IH min.
and V
levels
IL max.
2
C BUS master.
Definition of timing on the I2C-bus
SDA
t
SCL
PS
P = STOP
S = START
BUF
t
HD;STA
t
LOW
t
RtF
t
HD;DAT
t
HIGH
t
t
HD;STA
t
t
SU;DAT
SU;STA
SrP
D95AU314
t
F
SU;STO
t
SP
8/16
TDA7319
SOFTWARE SPECIFICATION
InterfaceProtocol
The interfaceprotocol comprises:
A start condition (s)
A chip address byte, containing the TDA7319
TDA7319 ADDRESS
MSB
S100001A0
ACK = Acknowledge
S = Start
P = Stop
MAX CLOCK SPEED 400kbits/s
first byte
LSBMSBLSBMSBLSB
ACKDATAACKDATAAC K P
address(the 8th bit of the byte must be 0). The
TDA7319must always acknowledge at theend
ofeach transmittedbyte.
A sequenceof data (N-bytes + acknowledge)
A stop condition (P)
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of thirdparties which may results from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems withoutexpress written approval of SGS-THOMSON Microelectronics.
1995 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia -Malta - Morocco - The Netherlands - Singapore -
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Spain - Sweden - Switzerland - Taiwan - Thaliand- United Kingdom - U.S.A.
16/16
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.