STP9NA50
STP9NA50FI
N - CHANNEL ENHANCEMENT MODE
FAST POWER MOS TRANSISTOR
■ TYPICAL R
DS(on)
= 0.7 Ω
■ ± 30V GATE TO SOURCE VOLTAGE RATING
■ 100% AVALANCHE TESTED
■ REPETITIVE AVALANCHE DATA AT 100
o
C
■ LOW INTRINSIC CAPACITANCES
■ GATE GHARGE MINIMIZED
■ REDUCED THRESHOLD VOLTAGE SPREAD
DESCRIPTION
This series of POWER MOSFETS represents the
most advanced high voltage technology. The
optimized cell layout coupled with a new
proprietary edge termination concur to give the
device low R
DS(on)
and gate charge, unequalled
ruggedness and superior switching performance.
APPLICATIONS
■ HIGH CURRENT, HIGH SPEED SWITCHING
■ SWITCH MODE POWERSUPPLIES (SMPS)
■ DC-AC CONVERTERS FOR WELDING
EQUIPMENT AND UNINTERRUPTIBLE
POWER SUPPLIES AND MOTOR DRIVE
INTERNAL SCHEMATIC DIAGRAM
TYPE V
DSS
R
DS(on)
I
D
STP 9NA50
STP 9NA50FI
500 V
500 V
<0.8Ω
<0.8Ω
8.8 A
5A
1
2
3
TO-220 ISOWATT220
February 1994
ABSOLUTE MAXIMUM RATINGS
Symb o l Parameter Val u e Unit
ST P9NA50 ST P9NA50FI
V
DS
Drain - source Voltage (VGS=0) 500 V
V
DGR
Drain - gat e Voltage (RGS=20kΩ)500V
V
GS
Gate-source Voltage ± 30 V
I
D
Drain Current (continuous) at Tc=25oC8.85A
I
D
Drain Current (continuous) at Tc=100oC5.5 3.1A
I
DM
(•) Drain Current (pulsed) 35 35 A
P
tot
Total Di ssipation a t Tc=25oC 125 45 W
Derating F actor 1 0.36 W/
o
C
V
ISO
Ins ulation Withs t and Voltage (DC) 2000 V
T
stg
St orage Temperat ur e -65 t o 150
o
C
T
j
Max. Operating Jun ction T emperat ure 150
o
C
(•) Pulsewidth limited by safe operating area
1
2
3
1/10