(for M28C64C product only)
– Data Polling
– ToggleBit
PAGELOAD TIMERSTATUS BIT
HIGH RELIABILITYSINGLE POLYSILICON,
CMOSTECHNOLOGY
– Endurance>100,000Erase/WriteCycles
– Data Retention >40 Years
JEDECAPPROVED BYTEWIDEPIN OUT
M28C64C
M28C64X
64 Kbit (8Kb x8) Parallel EEPROM
28
1
PDIP28 (P)PLCC32 (K)
28
1
SO28 (MS)
300 mils
TSOP28 (N)
8 x13.4mm
DESCRIPTION
The M28C64C is an 8 Kbit x8 low power Parallel
EEPROM fabricated with STMicroelectronics proprietary single polysilicon CMOS technology.The
device offers fast access time with low power dissipationandrequiresa 5Vpower supply.
The circuit has been designed to offer a flexible
microcontroller interface featuring both hardware
andsoftwarehandshakingmodewith Ready/Busy,
Data Polling and Toggle Bit. The M28C64C supports32 byte page write operation.
The Output Enableinput controls the data outputbuffersand is usedto initiate
readoperations.
2/15
M28C64C, M28C64X
Table2. Absolute MaximumRatings
SymbolParameterValueUnit
T
T
STG
V
CC
V
IO
V
V
ESD
Note:
Except for the rating ”Operating Temperature Range”, stressesabove those listed in the Table ”Absolute Maximum Ratings”may
cause permanent damage to thedevice. These are stressratings only andoperation of thedevice at these or any other conditions above
those indicated in theOperating sections of this specification is not implied. Exposure toAbsolute Maximum Rating conditions for extended
periods mayaffect device reliability.Refer also to the STMicroelectronics SURE Program and otherrelevant quality documents.
Ambient OperatingTemperature– 40 to 125°C
A
Storage TemperatureRange– 65 to 150
Supply Voltage– 0.3 to 6.5V
Input/Output Voltage– 0.3 to VCC+0.6V
Input Voltage– 0.3 to 6.5V
I
Electrostatic Discharge Voltage (Human Body model)2000V
Ready/Busyis an open drain
output that can be used to detect the end of the
internalwrite cycle.
OPERATION
Inorderto prevent data corruptionandinadvertent
write operations during power-up, a Power On
Reset(POR)circuitresetsallinternalprogramming
cicuitry. Access to the memory in write mode is
allowedaftera power-upasspecifiedin Table6.
Read
The M28C64C is accessed like a static RAM.
When E and G are low with W high, the data
addressed is presented on the I/O pins. The I/O
pinsarehighimpedancewheneitherGor Eis high.
Write
Writeoperations are initiated when both W and E
arelow andG is high.TheM28C64Csupportsboth
E and W controlled write cycles. The Address is
latched by the falling edge of E or W which ever
occurslast andthe Data on the rising edge of E or
W which ever occursfirst. Once initiated the write
operationis internallytimed until completion.
Page Write
Page write allows up to 32 bytes to be consecutively latched into the memory prior to initiating a
programming cycle. All bytes must be located in a
single pageaddress, that is A5 - A12 mustbe the
samefor all bytes.The page writecan beinitiated
duringany bytewrite operation.
Following the first byte write instruction the host
may sendanotheraddressand dataup to a maximumof 100µsaftertherisingedgeof EorW which
ever occurs first (t
). If a transition of E or W is
BLC
not detected within 100µs, the internal programming cyclewill start.
3/15
M28C64C, M28C64X
Figure3. Block Diagram
RBEGW
A5-A12
(Page Address)
A0-A4
VPPGENRESET
ADDRESS
LATCH
ADDRESS
LATCH
Y DECODE
X DECODE
ATD & CONTROL LOGIC
64K ARRAY
SENSE AND DATA LATCH
I/O BUFFERS
DQ0-DQ7
PAGE
LOAD
TIMER STATUS
TOGGLE BIT
DATA POLLING
AI00877C
MicrocontrollerControl Interface
TheM28C64Cprovidestwo writeoperation status
bitsandonestatuspin thatcanbe usedtominimize
thesystemwritecycle. Thesesignals areavailable
on the I/O port bits DQ7 or DQ6 of the memory
duringprogrammingcycleonly,or asthe RB signal
on a separate pin.
Figure4. Status Bit Assignment
DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0
DPTB PLTS Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z
DP = Data Polling
TB = Toggle Bit
PLTS = Page Load TimerStatus
Data Polling bit (DQ7).
During the internal write
cycle, any attempt to read the last bytewritten will
produce on DQ7 the complementary value of the
previously latched bit. Once the write cycle is finished the true logic value appears on DQ7 in the
readcycle.
4/15
Toggle bit (DQ6).
The M28C64C offers another
way for determining when the internal write cycle
iscompleted.DuringtheinternalErase/Writecycle,
DQ6 will toggle from ”0” to ”1” and ”1” to ”0” (the
first read value is ”0”) on subsequentattemptsto
readanyaddressinthe memory.Whenthe internal
cycle is completed the toggling will stop and the
device will be accessible for a new Reador Write
operation.
Page Load Timer Status bit (DQ5). In the Page
Writemode data may be latchedby E or W up to
100µs aftertheprevious byte. Up to 32 bytes may
be input. The Data output (DQ5) indicates the
status of the internal Page Load Timer. DQ5 may
be read by asserting Output Enable Low (t
PLTS
DQ5 Low indicates the timer is running, High
indicates time-out after which the write cycle will
start and no new data may be input.
Ready/Busypin. The RB pin provides a signalat
its open drain output which is low during the
erase/write cycle, but which is released at the
completionof theprogramming cycle.
).
M28C64C, M28C64X
Table4. AC MeasurementConditions
Input Rise and Fall Times
≤
20ns
Figure6. AC TestingEquivalent LoadCircuit
1.3V
Input Pulse Voltages0.4V to 2.4V
Input and Output Timing Ref. Voltages0.8V to 2.0V
Note thatOutput Hi-Z isdefined as the point where data is no
longer driven.
Figure5. AC TestingInput Output Waveforms
2.4V
0.4V
Table5. Capacitance
(1)
(TA=25°C, f =1 MHz)
2.0V
0.8V
AI00826
DEVICE
UNDER
TEST
CLincludes JIG capacitance
1N914
3.3kΩ
CL= 30pF
SymbolParameterTest ConditionMinMaxUnit
C
IN
C
OUT
Note: 1. Sampled only,not 100% tested.
Input CapacitanceVIN=0V6pF
Output CapacitanceV
=0V12pF
OUT
OUT
AI01129
Table6. Read ModeDC Characteristics
= 0 to70°Cor –40 to 85°C, VCC= 4.5Vto5.5V)
(T
A
SymbolParameterTestConditionMinMaxUnit
I
I
LO
I
CC
I
CC1
I
CC2
V
V
V
V
Note: 1. All I/O’s opencircuit.
Input Leakage Current0V≤V
LI
Output Leakage Current0V ≤ VIN≤ V
(1)
Supply Current (TTL and CMOS inputs)E = VIL,G=VIL,f=5MHz30mA
(1)
Supply Current (Standby) TTLE= V
(1)
Supply Current (Standby) CMOSE > VCC–0.3V100
Input Low Voltage– 0.30.8V
IL
Input High Voltage2VCC+0.5V
IH
Output Low VoltageIOL= 2.1 mA0.4V
OL
Output High VoltageIOH= –400µA2.4V
OH
Table7. PowerUp Timing
(1)
=
(T
0to70°C or–40 to 85°C, V
A
V
≤
IN
CC
CC
IH
= 4.5V to 5.5V)
CC
10
10µA
2mA
SymbolParameterMinMaxUnit
t
PUR
t
PUW
Note:
1. Sampled only,not 100% tested.
Time Delay to Read Operation1µs
Time Delay to Write Operation10ms
A
µ
A
µ
5/15
M28C64C, M28C64X
Table8. ReadModeAC Characteristics
(T
=0 to 70°C or–40 to85°C, VCC= 4.5V to 5.5V)
A
SymbolAltParameterTest Condition
t
t
t
t
EHQZ
AVQV
ELQV
GLQV
t
ACC
t
t
(1)
t
Address Validto
Output Valid
Chip Enable Low to
CE
Output Valid
Output Enable Low to
OE
Output Valid
Chip Enable High to
DF
Output Hi-Z
E=V
G=V
E=V
G=V
,G=V
IL
IL
IL
IL
M28C64C
-150-200-250
minmaxminmaxminmax
IL
150200250ns
150200250ns
75100110ns
050060065ns
Unit
(1)
t
GHQZ
t
AXQX
Note: 1. Output Hi-Z is defined as the point at which data is no longerdriven.
t
t
Output Enable High to
DF
Output Hi-Z
Address Transition to
OH
Output Transition
E=V
E=V
,G=V
IL
IL
Figure7. Read Mode AC Waveforms
A0-A12
tAVQVtAXQX
E
tGLQVtEHQZ
G
tELQV
DQ0-DQ7
VALID
050060065ns
000ns
IL
tGHQZ
DATA OUT
Hi-Z
AI00749B
Note: WriteEnable (W) = High
6/15
M28C64C, M28C64X
Table9. Write Mode AC Characteristics
(T
= 0 to 70°C or –40to85°C,V
A
SymbolAltParameterTest ConditionMinMaxUnit
=
4.5V to 5.5V)
CC
t
AVWL
t
AVEL
t
ELWL
t
GHWL
t
GHEL
t
WLEL
t
WLAX
t
ELAX
t
WLDV
t
ELDV
t
WLWH
t
ELEH
t
WHEH
t
WHGL
t
EHGL
t
t
t
CES
t
OES
t
OES
t
WES
t
t
t
t
t
WP
t
WP
t
CEH
t
OEH
t
OEH
AS
AS
AH
AH
DV
DV
Address Validto Write Enable LowE = VIL,G=V
Address Validto Chip EnableLowG = VIH,W=V
Chip Enable Low to WriteEnable LowG = V
Output EnableHigh to Write Enable
Low
Output EnableHigh to Chip Enable LowW = V
Write Enable Low to Chip EnableLowG = V
E=V
IH
IL
IL
IH
IH
IL
0ns
0ns
0ns
0ns
0ns
0ns
Write Enable Low to Address Transition150ns
Chip Enable Low to Address Transition150ns
Write Enable Low to Input ValidE = VIL,G=V
Chip Enable Low to InputValidG = VIH,W=V
IH
IL
1µs
1µs
Write Enable Low to Write Enable High150ns
Chip Enable Low to Chip EnableHigh150ns
Write Enable High to Chip Enable High0ns
Write Enable High to Output Enable
Low
10ns
Chip Enable High to OutputEnable Low10ns
t
EHWH
t
WHDX
t
EHDX
t
WHWL
t
WHWH
t
WHRH
t
WHRL
t
EHRL
t
DVWH
t
DVEH
Note
: 1.With a 3.3 kΩ external pull-up resistor.
t
WEH
t
t
t
WPH
t
t
t
t
t
t
DH
DH
BLC
WC
DB
DB
DS
DS
Chip Enable High to WriteEnable High0ns
Write Enable High to Input Transition0ns
Chip Enable High to Input Transition0ns
Write Enable High to Write Enable Low200ns
Byte Load Repeat Cycle Time0.3550µs
Write Cycle Time5ms
Write Enable High to Ready/Busy LowNote 1220ns
Chip Enable High to Ready/BusyLowNote 1220ns
Data Validbefore WriteEnable High50ns
Data Validbefore Chip Enable High50ns
7/15
M28C64C, M28C64X
Figure8. WriteMode AC Waveforms- WriteEnable Controlled
tAVWL
tELWL
VALID
tWLAX
tWLDV
DATA IN
A0-A12
E
G
tGHWL
W
DQ0-DQ7
RB
Figure9. WriteMode AC Waveforms- Chip EnableControlled
tWHEH
tWHGLtWLWH
tWHWL
tWHDXtDVWH
tWHRL
AI00750
8/15
A0-A12
E
G
W
DQ0-DQ7
RB
tAVEL
tGHEL
tWLEL
VALID
tELAX
tELDV
tELEH
tEHGL
tEHWH
DATA IN
tEHDXtDVEH
tEHRL
AI00751
Figure10. PageWriteMode AC Waveforms - Write EnableControlled
M28C64C, M28C64X
A0-A12
E
G
W
DQ0-DQ7
DQ5
RB
tWLWH
Addr 0
tWHWL
Byte 0Byte 1Byte 2Byte n
Addr 1Addr 2Addr n
tWHWH
tWHRL
tPLTS
tWHRH
tWHWH
Byte n
AI00752C
Figure11.Data Polling WaveformSequence
A0-A12
E
G
W
DQ7
Address of thelast byte of the Page Write instruction
DQ7DQ7DQ7DQ7DQ7
READYLAST WRITEINTERNAL WRITE SEQUENCE
AI00753C
9/15
M28C64C, M28C64X
Figure12. Toggle Bit Waveform Sequence
A0-A12
E
G
W
DQ6
Note: 1. First Togglebit is forced to ’0’
ORDERING INFORMATION SCHEME
Example:M28C64C-150K1
Version
C RB available
X RB not bonded
(pin NC)
-150150 ns
-200200 ns
-250250 ns
(1)
TOGGLE
INTERNAL WRITE SEQUENCE
Speed
MS SO28 300mils
Package
P PDIP28
K PLCC32
N TSOP28
8 x 13.4mm
READYLAST WRITE
AI00754D
TemperatureRange
10 to 70 °C
6–40 to 85°C
Fora listof availableoptions(Speed,Package,etc... ) orforfurtherinformationonanyaspectofthisdevice,
pleasecontactthe STMicroelectronics Sales Officenearest to you.
10/15
PDIP28 - 28 pin PlasticDIP, 600 mils width
M28C64C, M28C64X
Symb
TypMinMaxTypMinMax
A5.080.200
A10.380.015
A23.564.060.1400.160
B0.380.510.0150.020
B11.520.060
C0.200.300.0080.012
D36.8337.341.4501.470
D233.021.300
E15.240.600
E113.5913.840.5350.545
e12.540.100
eA14.990.590
eB15.2417.780.6000.700
L3.183.430.1250.135
S1.782.080.0700.082
α0°10°0°10°
N2828
mminches
Drawing is not to scale.
B1Be1
D2
D
S
N
1
A2A1A
E1E
L
α
C
eA
eB
PDIP
11/15
M28C64C, M28C64X
PLCC32 - 32 lead PlasticLeadedChip Carrier,rectangular
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumesno responsibility for the consequences
ofuse of such informationnor for any infringementof patents orother rights ofthirdparties whichmay resultfrom itsuse. No licenseis granted
by implicationor otherwise under any patentor patent rights of STMicroelectronics.Specificationsmentioned in thispublication are subjectto
change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as criticalcomponents in lifesupport devices or systems withoutexpress written approvalof STMicroelectronics.
The ST logo is a registeredtrademark ofSTMicroelectronics
1999 STMicroelectronics - AllRights Reserved
All other names are the property of theirrespective owners
Australia - Brazil- Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta- Mexico - Morocco -The Netherlands-