SENSITIVITY AND TEST VOLTAGE ARE
RATIOMETRIC TO THE SUPPLY VOLTAGE
■ DEVICE SENSITI VITY IS ON-CHI P FACTORY
TRIMMED
■ EMBEDDED SELF TEST
■ HIGH SHOCK SURVIVABILITY
DESCRIPTION
The LIS2L02AQ is a dual-axis linear accelerometer
that includes a sensing element and an IC interface
able to take the information from the sensing el ement
and to provide an analog signal to the exter nal wor ld.
The sensing element, capable to detect the acceleration, is manufactured using a dedicated process
called THELMA (Thick Epi-Poly Layer for Microactuators and Accelerometers) developed by ST to produce inertial sensors and actuators in silicon.
The IC interface instead is manufactured using a
CMOS process that allow s high l evel o f integration to
design a dedicated circuit which is trimmed to better
match the sensing element characteristics.
The LIS2L02AQ has a user selectable full scale of
2g, 6g and it is capable of measuring accelerations
LIS2L02AQ
INERTIAL SENSOR:
PRODUCT PREVIEW
QFN-44
ORDERING NUMBER: LIS2L02AQ
over a maximum bandwidth of 4.0 K Hz for both the X
and Y axis. The device bandwidth m ay be r educed by
using external capacitances. A self-test capability allows the user to check the functioning of the system.
The LIS2L02AQ is available in plastic SMD package
and it is specified over a temperature range extending from -40°C to +85°C.
The LIS2L02AQ belongs to a family of products suitable for a variety of applications:
– Antitheft systems
– Inertial navigation
– Virtual reality input devices
– Vibration Monitoring, recording and com pen-
sation
– Appliance control
– Robotics
BLOCK DIAGRAM
S1X
S1Y
rot
S2Y
S2X
VOLTAGE & CURRENT
REFERENCE
December 2002
This is preliminary information on a new product now in development. Details are subject to change without notice.
MUX
TRIMMING CIRCUIT
TEST INTERFACE
AMPLIFIE R
DEMUX
CLOCK
&
PHASE GENERATOR
S/HCHARGE
S/H
&
Routx
Routy
Voutx
Vouty
1/6
LIS2L02AQ
PIN DESCRIPTION
N°PinFunction
1 to 3NCInternally not connected
4GND0V supply
5VddPower supply
6VoutyOutput Voltage
7STSelf Test (Logic 0: normal mode; Logic 1: Self-test)
8VoutxOutput Voltage
9-13NCInternally not connected
14PDPower Down (Logic 0: normal mode; Logic 1: Power-Down mode)
15NCInternally not connected
16FSFull Scale selection (Logic 0: 2g Full-scale; Logic 1: 6g Full-scale)
17-18ReservedLeave unconnected
19NCInternally not connected
20ReservedLeave unconnected
21NCInternally not connected
22-23ReservedLeave unconnected
24-25NCInternally not connected
26ReservedConnect to Vdd or GND
27ReservedLeave unconnected or connect to Vdd
28ReservedLeave unconnected or connect to GND
29-44NCInternally not connected
PIN CONNECTION
(Top view)
1
DIRECTION OF THE
DETECTABLE
ACCELERATIONS
NCNCNCNCNCNCNCNCNCNCNC
Y
NC
NC
NC
GND
X
Vdd
Vouty
ST
Voutx
NC
NC
NC
NC
NCPDNC
LIS2L02AQ
FS
Reserved
Reserved
NC
Reserved
Reserved
Reserved
NC
NC
NC
NC
NC
Reserved
Reserved
Reserved
NC
NC
Reserved
2/6
LIS2L02AQ
ELECTRICAL CHARACTERISTCS
(Temperature range -40°C to +85°C)
SymbolParameterTest ConditionMin. Typ.Max.Unit
V
V
Supply voltage35.25V
dd
Supply current1.0mA
I
dd
Zero-g levelT
off
amb
= 25°C
Vdd/2-10%Vdd/2Vdd/2+10%V
ratiometric to Vdd
A
Acceleration range0V on FS pin±1.8±2.0±2.2g
r
V
on FS pin±6.0g
dd
Sensitivity ratiometric to
S
o
V
dd
T
= 25°C
amb
Full-scale = 2g
= 25°C
T
amb
Vdd/5–10%Vdd/5Vdd/5+10%V/g
Vdd/15–10%Vdd/15Vdd/15+10%V/g
Full-scale = 6g
N
Non LinearityBest fit straight line
L
±0.3%
X, Y axis
Full-scale = 2g
Sensing Element
f
uc
X, Y axis4.0KHz
Resonant Frequency
a
Acceleration noise
n
density
V
Self test output voltage
t
Ratiometric to Vdd
Vdd = 5V
Full-scale = 2g
T
= 25°C
amb
@ 5V
50
µg/
100mV
Hz
V
Self test input Logic 0 level00.8V
st
Logic 1 level2.8V
R
C
Output impedance100kΩ
out
Capacitive load drive320pF
load
dd
V
1FUNCTIONALITY
1.1 Sensing element
The THELMA process is utilized to create a surface micro-machined accelerometer. The technology allows to
carry out suspended silicon structures which are attached to the substrate in a few points called anchors and
free to move on a plane parallel to the substrate itself. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the molding
phase.
The equivalent circui t for the sensing element is s hown in the below figure; when a l inear acc eleration is appl ied,
the proof mass displaces from its nominal pos ition, causi ng an imbalance in the capacitiv e half- bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the sense capacitor.
The nominal value of the capacitors, at steady state, is few pF and when an acceleration is applied the maximum
variation of the capacitive load is few tenth of pF.
3/6
LIS2L02AQ
Figure 1. Equivalent electrical circuit
C
ps1
C
pr
C
ps2
C
ps1
C
pr
C
ps2
R
s1
S1x
C
s1x
R
r
C
s2x
S2x
R
s2
R
s1
S1y
C
s1y
R
r
C
s2y
S2y
R
s2
rot
1.2 IC Interface
The complete signal processing uses a fully differential structure, while the final stage converts the differential
signal into a single-ended one to be compatible with the external world.
The first stage is a low-noise capacitive amplifier that implements a Correlated Double Sampling (CDS) at its
output to cancel the offset and the 1/f noise. The produced signal is then sent to two different S&Hs, one for
each channel, and made available to the outside.
The low noise input amplifier operates at 200 kHz while the two S&Hs operate at a sampling frequency of 66
kHz. This allows a large oversampling ratio, which leads to in-band noise reduction and to an accurate output
wavefor m .
All the analog par ameters (output offs et vol tage and sensitivity) are ratiometr ic to the v oltage supply . Increas ing
or decreasing the voltage supply, the sensitivity and the offset will increase or decrease linearly. The feature
provides the cancellation of the error related to the voltage supply along an analog to digital conversion chain.
1.3 Factory calibration
The IC interface is factory calibrated to provide to the final user a device ready to operate. The parameters which
are trimmed are: gain, offset, common mode and internal clock frequency.
The trimming values are stored inside the device by a poly-fuse structur e. Any time the device is turned on, the
memorized bits are downloaded into the registers to be employed during the normal operation. The poly-fuse
approach allows the final user to utilize the device without any need for further calibration
4/6
LIS2L02AQ
mminch
DIM.
MIN.TYP. MAX.MIN.TYP. MAX.
A1.701.801.900.067 0.071 0.075
A10.190.210.0070.008
b0.200.250.300.0080.010.012
D7.00.276
E7.00.276
e0.500.020
J5.045.240.1980.206
K5.045.240.1980.206
L0.380.480.580.015 0.019 0.023
P45 REF45 REF
OUTLIN E AND
MECHANI CAL DATA
QFN-44 (7x7x1.8mm)
Quad Flat Package No lead
M
G
M
34
33
23
22
N
44
1
11
12
44
1
DETAIL "N"
SEATING PLANE
DETAIL G
5/6
LIS2L02AQ
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implic ation or otherwise under any patent or patent r i ght s of STMi croelectr oni cs. Spec i fications mentioned i n this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics product s are not
authorized for use as cri tical comp onents in lif e support devi ces or systems without express written approva l of STMicroel ectronics.
The ST logo is a registered trademark of STMicroelectronics
2002 STMicroelectronics - All Ri ghts Rese rved
Austra lia - Brazil - Canada - Chi na - F i nl and - Franc e - Germany - Hong Kong - In di a - Israel - Ita l y - J apan -Malaysia - Malta - Morocco -
Singap ore - Spain - Sw eden - Switze rl and - Unit ed K i ngdom - United States .
STMicroelectronics GROUP OF COMPANIES
http://www.s t. com
6/6
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.