MEETS ALL REQUIREMENTS OFJEDEC
TENTATIVE STANDARD No. 13A, ”STANDARD
SPECIFICATIONS FOR DESCRIPTION OF ”B”
SERIESCMOS DEVICES”
DESCRIPTION
The HCF4510B and HCF4516B are monolithic
integrated circuits available in 16-lead dual in-line
plasticandplasticmicropackage.The
HCF4510B Presettable BCD Up/Down Counter
and the HCF4516B Presettable Binary Up/Down
Counter consist of four synchronously clocked
D-typeflip-flops (witha gating structureto provide
T-type flip-flop capability) connected as counters.
These counterscan be clearedby a high level on
the RESET line, and can be preset to any binary
number presenton the jam inputs by a high level
on the PRESET ENABLE line. The HCF4510B
will count out of non-BCD counter states in a
maximum of two clock pulses in the up mode,
=8MHz
CL
HCF4516B
SOPDIP
ORDER CODES
PACK AG ETUBET & R
DIPHCF45XXBEY
SOPHCF45XXBM1HCF45XXM013TR
and a maximum of four clock pulses in the down
mode. If the CARRY-IN input is held low, the
counteradvances upordownoneach
positive-going clocktransition.Synchronous
cascading is accomplished by connecting all
clock inputs in parallel and connecting the
CARRY-OUT of a less significant stage to the
CARRY-IN of a more significant stage. The
HCF4510B and HCF4516B can be loaded in the
ripple mode by connecting the CARRY-OUT to
the clockof the next stage. IftheUP/DOWN input
changesduringaterminalcount,the
CARRY-OUT must be gated with the clock, and
the UP/DOWN input must change while the clock
is high. This method providesa cleanclock signal
to the subsequentcounting stage.
PIN CONNECTION
March 2000
1/12
HCF4510B/4515B
FUNCTIONAL DIAGRAM
TRUTH TABLE
CLCIU/DPERAction
X1X00No Count
XXX10Preset
XXXX1Reset
X=Don’tcare
0100Count Up
0000Count Down
ABSOLUTE MAXIMUMRATING
Symb o lParameterVal u eUni t
*Supply Voltage-0.5 to +18V
V
DD
Input Voltage-0.5 to VDD+ 0.5V
V
i
DC Input Current (any one input)
I
I
Total Power Dissipation (per package)
P
tot
10mA
±
200
mW
Dissipation per Output Transistor
for Top = Full Package Temperature Range
Operating Temperature-40 to +85
T
op
Storage Temperature-65 to +150
T
stg
Stressesabove those listedunder ”Absolute Maximum Ratings” may cause permanent damage tothe device. This isa stress rating only and functional
operation ofthe device atthese or any other conditions above thoseindicated inthe operational sectionsof this specification is no t implied.Exposure to
abso lute maximumratingconditions for externalpe riodsmayaffectdevicerel iab ilit y.
*Allvoltagevalues arereferredtoV
TheNoiseMarginforboth”1” and ”0” levelis:1V min.withVDD=5 V,2V min.withVDD=10V,2.5Vmin.withVDD=15V
0/15Any
Input
15
±
0.3
-5
0.3
10
±
±
1
±
µ
pF
A
V
V
V
V
A
5/12
HCF4510B/4515B
DYNAMICELECTRICAL CHARACTERISTICS
typicaltemperaturecoefficentfor all V
valuesis 03%/oC, all inputrise andfall times=20 ns)
DD
=25oC, CL=50pF,RL= 200KΩ,
(T
amb
Symb o lP a rameterTest Con diti o nsVal u eUni t
V
Min.Typ.Max.
DD
(V)
t
Propagation Delay Time Clock to Q Output5200400
t
PHL
PLH
10100200
ns
1575150
t
Propagation Delay Time Preset or Reset to
PHL
t
Q Output
PLH
5210420
10105210
ns
1580160
t
Propagation Delay Time Clock to Carry Out5240480
PHL
t
PLH
10120240
ns
1590180
t
Propagation Delay Time Carry In to Carry
PHL
t
Out
PLH
5125250
1060120
ns
1550100
t
Propagation Delay Time Preset or Reset to
PHL
Carry Out
t
PLH
5320640
10160320
ns
15125250
t
Transition Time5100200
THL
t
TLH
1050100
ns
154080
f
Max Clock Frequency524
MAX
1048
MHz
155.511
t
Clock Pulse Width5150
W
1075
ns
1560
Preset Enable or Reset Removal Time (1)5150
1080
ns
1560
t
Clock Rise and Fall Time (2)515
r,tf
105
s
µ
155
t
Carry In Setup Time5130
setup
1060
ns
1545
t
Up Down Setup Time5360
setup
10160
ns
15110
t
Preset Enable or Reset Pulse Width5220
W
10100
ns
1575
(1) Timerequired afterthefalling edge of the reset or preset enable inutsbefore the risingedge of theclock willtriggerthe counter (similarto setuptime).
(2) Ifmore than unitis cascated inthe parallel clocked application, trCL should be made less than orequal to thesum of thefixed propagation delay at
15pFandthetransitiontimeofthecarryoutputdrivingstageoftheestimatedcapacitive load.
6/12
HCF4510B/4516B
TypicalOutput Low (sink) Current
Characteristics.
TypicalOutput High (source)Current
Characteristics.
MinimumOutput Low (sink) Current
Characteristics.
MinimumOutput High (source) Current
Characteristics.
TypicalPropagationDelay Time vs.Load
Capacitancefor Clock to Q Output.
Typical TransitionTime vs. Load Capacitance.Typical Dynamic PowerDissipation vs.
Frequency.
TYPICALAPPLICATIONS
TYPICAL16-CHANNEL, 10 BITDATA ACQUISITION SYSTEM
Thisacquisitionsystem can be operated in the random access mode by jamming in thechannel number at the present inputs, or in the sequential mode
byclockingtheHCF4516B.
8/12
CASCADINGCOUNTERPACKAGES
TESTCIRCUITS
HCF4510B/4516B
QuiescentDevice Current.
InputLeakage Current.
Noise Immunity.
PowerDissipationand Input Waveform.
9/12
HCF4510B/4515B
Plastic DIP-16 (0.25) MECHANICAL DATA
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
a10.510.020
B0.771.650.0300.065
b0.50.020
b10.250.010
D200.787
E8.50.335
e2.540.100
e317.780.700
F7.10.280
I5.10.201
L3.30.130
Z1.270.050
mminch
10/12
P001C
SO-16 MECHANICALDATA
HCF4510B/4516B
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A1.750.068
a10.10.20.0040.007
a21.650.064
b0.350.460.0130.018
b10.190.250.0070.010
C0.50.019
c145 (typ.)
D9.8100.3850.393
E5.86.20.2280.244
e1.270.050
e38.890.350
F3.84.00.1490.157
G4.65.30.1810.208
L0.51.270.0190.050
M0.620.024
S8 (max.)
mminch
P013H
11/12
HCF4510B/4515B
Information furnished isbelieved tobe accurate and reliable. However, STMicroelectronics assumes no responsibility forthe consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject tochange without notice. Thispublication supersedes andreplaces all informationpreviously supplied. STMicroelectronics products
are not authorized for use as critical components in lifesupport devices or systems withoutexpress written approval of STMicroelectronics.
The STlogo is a registeredtrademark of STMicroelectronics
2000 STMicroelectronics – Printed in Italy– All RightsReserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China -Finland - France -Germany - Hong Kong - India - Italy- Japan- Malaysia -Malta - Morocco
Singapore - Spain- Sweden - Switzerland- UnitedKingdom - U.S.A.
http://www.st.com
.
12/12
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.