SGS-THOMSON VNW50N04A Technical data

VNW50N04A

VNW50N04A

ºOMNIFETº: FULLY AUTOPROTECTED POWER MOSFET

TYPE	Vclamp	RDS(o n)	Ilim
VNW50N04A	42 V	0.012 Ω	50 A

■LINEAR CURRENT LIMITATION

■THERMAL SHUT DOWN

■SHORT CIRCUIT PROTECTION

■INTEGRATED CLAMP

■LOW CURRENT DRAWN FROM INPUT PIN

■DIAGNOSTIC FEEDBACK THROUGH INPUT PIN

■ESD PROTECTION

■DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)

■COMPATIBLE WITH STANDARD POWER MOSFET

■STANDARD TO-247 PACKAGE

DESCRIPTION

The VNW50N04A is a monolithic device made using SGS-THOMSON Vertical Intelligent Power M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear

3

2

1

TO-247

current limitation and overvoltage clamp protect the chip in harsh enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM

February 1998

1/11

VNW50N04A

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Val ue	Unit
VDS	Drain-source Voltage (Vin = 0)	Internally Clamped	V
Vin	Input Voltage	18	V
ID	Drain Current	Internally Limited	A
IR	Reverse DC Output Current	-100	A
Vesd	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	2000	V
Pto t	Total Dissipation at Tc = 25 oC	208	W
Tj	Operating Junction Temperature	Internally Limited	oC
Tc	Case Operating Temperature	Internally Limited	oC
Tst g	Storage Temperature	-55 to 150	oC

THERMAL DATA

Rt hj-ca se	Thermal	Resistance	Junction-case	Max	0.6	oC/W
Rt hjamb	Thermal	Resistance	Junction-ambient	Max	30	oC/W

ELECTRICAL CHARACTERISTICS (Tcase = 25 oC unless otherwise specified) OFF

Symb ol	Parameter	Test Cond ition s		Mi n. Typ . Max. Un it
VCLAMP	Drain-source Clamp	ID = 18 A	Vin = 0	36	42	48	V
	Voltage
VCL TH	Drain-source Clamp	ID = 2 mA	Vin = 0	35			V
	Threshold Voltage
VI NCL	Input-Source Reverse	Iin = -1 mA		-1		-0.3	V
	Clamp Voltage
IDSS	Zero Input Voltage	VDS = 13 V	Vin = 0			50	μA
	Drain Current (Vin = 0)	VDS = 25 V	Vin = 0			200	μA
II SS	Supply Current from	VDS = 0 V	Vin = 10 V		250	500	μA
	Input Pin

ON ( )

Symb ol	Parameter		Test Cond ition s	Mi n. Typ . Max.		Un it
VIN(th)	Input Threshold	VDS = Vin	ID + Iin = 1 mA	0.8	3	V
	Voltage
RDS( on)	Static Drain-source On	Vi n = 10 V	ID = 25 A		0.012	Ω
	Resistance	Vi n = 5 V	ID = 25 A		0.015	Ω

DYNAMIC

Symb ol	Parameter	Test Cond ition s		Mi n. Typ . Max. Un it
gfs ( ) Forward		VDS = 13 V	ID = 25 A	35	50	S
	Transconductance
Coss	Output Capacitance	VDS = 13 V	f = 1 MHz Vin = 0		2000 3000	pF

2/11

VNW50N04A

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ( )

Symb ol	Parameter
td(on)	Turn-on Delay Time
tr	Rise Time
td(of f)	Turn-off Delay Time
tf	Fall Time
td(on)	Turn-on Delay Time
tr	Rise Time
td(of f)	Turn-off Delay Time
tf	Fall Time
(di/dt)on	Turn-on Current Slope
Qi	Total Input Charge

Test Cond ition s		Mi n. Typ . Max.		Un it
VDD = 15 V	Id = 25 A	100	200	ns
Vgen = 10 V	Rgen = 10 Ω	400	700	ns
(see figure 3)		800	1500	ns
		500	900	ns
VDD = 15 V	Id = 25 A	1.8	3	μs
Vgen = 10 V	Rgen = 1000 Ω	3	5	μs
(see figure 3)		18	25	μs
		10	15	μs
VDD = 15 V	ID = 25 A	55		A/μs
Vi n = 10 V	Rgen = 10 Ω
VDD = 15 V	ID = 25 A Vi n = 10 V	190		nC

SOURCE DRAIN DIODE

Symb ol	Parameter	Test Cond ition s		Mi n. Typ .	Max.	Un it
VSD ( )	Forward On Voltage	ISD = 25 A	Vin = 0		1.6	V
tr r ( )	Reverse Recovery	ISD = 25 A	di/dt = 100 A/μs	800		ns
Qr r ( )	Time	VDD = 30 V	Tj = 25 oC			μC
	Reverse Recovery	(see test circuit, figure 5)		5
IRRM ( )	Charge
	Reverse Recovery			15		A

Current

PROTECTION

Symb ol	Parameter		Test Cond ition s	Mi n. Typ . Max. Un it
Ilim	Drain Current Limit	Vi n = 10 V	VDS = 13 V	35	50	65	A
		Vi n = 5 V	VDS = 13 V	35	50	65	A
tdl im ( )	Step Response	Vi n = 10 V			50	80	μs
	Current Limit	Vi n = 5 V			130	200	μs
Tjsh ( ) Overtemperature				150			oC
	Shutdown

Tj rs ( )	Overtemperature Reset
Igf ( )	Fault Sink Current	Vi n = 10 V	VDS = 13 V
		Vi n = 5 V	VDS = 13 V
Eas ( )	Single Pulse	starting Tj = 25 oC VDD
	Avalanche Energy	Vi n = 10 V	Rgen = 1 KΩ

( ) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 % ( ) Parameters guaranteed by design/characterization

	135	oC
	50	mA
	20	mA
= 20 V	4	J
L = 10 mH

3/11

VNW50N04A

PROTECTION FEATURES

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current (Iiss) flows into the Input pin in order to supply the internal circuitry.

The device integrates:

-OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.

-LINEAR CURRENT LIMITER CIRCUIT: limits the drain current Id to Ilim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold Tjsh.

-OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction

temperature. Overtemperature cutout occurs at minimum 150oC. The device is automatically

restarted when the chip temperature falls below 135oC.

-STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the

input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω. The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in RDS(on)).

4/11