TDA1180
TDA1180P
TV HORIZONTAL PROCESSOR
■NOISE GATED HORIZONTAL SYNC SEPARATOR
■NOISE GATED VERTICAL SYNC SEPARATOR
■HORIZONTAL OSCILLATOR WITH FREQUENCY RANGE LIMITER
■PHASE COMPARATOR BETWEEN SYNC PULSES AND OSCILLATOR PULSES (PLL)
■PHASE COMPARATOR BETWEEN FLYBACK PULSES AND OSCILLATOR PULSES (PLL)
■LOOP GAIN AND TIME CONSTANT SWITCHING ( VCR)
■COMPOSITE BLANKING AND KEY PULSE GENERATOR
■PROTECTION CIRCUITS
■OUTPUT STAGES WITH HIGH CURRENT CAPABILITY
DESCRIPTION
The TDA1180P is a horizontal processor circuit for b.w. and colour monitors. It is a monolithic integrated circuit encapsulated in 16-lead dual in-line plastic package.
DIP16
(Plastic Package)
ORDER CODE : TDA1180P
PIN CONNECTIONS
SUPPLY VOLTAGE |
|
1 |
16 |
|
GROUND |
|
|
||||
NEGATIVE OUTPUT |
|
2 |
15 |
|
OSCILLATOR CONTROL CURRENT |
|
|
||||
POSITIVE OUTPUT |
|
3 |
14 |
|
OSCILLATOR |
|
|
||||
PROTECTION CIRCUIT INPUT |
|
4 |
13 |
|
CONTROL CURRENT OUTPUT |
|
|
||||
PHASE SHIFTER FILTER |
|
5 |
12 |
|
TIME CONSTANT SWITCH |
|
|
||||
FLYBACK INPUT |
|
6 |
11 |
|
COINCIDENCE DETECTOR |
|
|
||||
KEY AND BLANKING PULSE OUTPUT |
|
7 |
10 |
|
VERTICAL SYNC. OUTPUT |
|
|
||||
SYNC. SEPARATOR INPUT |
|
8 |
9 |
|
VERTICAL SYNC. SEPARATOR INPUT |
|
|
||||
|
|
|
|
|
|
1180P-01.EPS
May 1993 |
1/12 |
2/12
VS |
|
|
|
|
VS |
|
|
|
|
||
|
|
|
|
|
|
VS |
|
|
|
|
|
|
|
|
|
|
|
|
10 |
7 |
6 |
1 |
5 |
4 |
|
|
|
|
|
Composite Key |
|
Phase |
Phase Shifter |
|
|
|
|
Vertical Sync. |
Vertical Sync. |
|
Comparator |
Protection |
|
||
|
9 |
and Blanking |
Pulse Shaper |
and |
2 |
||||
|
Separator |
Output Stage |
(Oscillator |
Switch |
|||||
|
|
Pulse Generator |
|
Pulse Shaper |
|
||||
|
|
|
|
|
Flyback) |
|
|
||
|
|
|
|
|
|
|
|
|
|
VS |
|
Noise |
Pulse |
|
|
|
|
|
|
Video |
|
Gate |
Shaper |
|
|
|
|
|
|
Signal |
|
|
|
|
|
|
|
||
|
|
Sync. |
Sync. |
Vertical Sync. |
Phase |
|
|
Under |
|
|
8 |
Comparator |
Oscillator |
|
Voltage |
|
|||
|
Separator |
Gate |
Blanking |
|
|
||||
|
|
(Oscillator Sync.) |
|
|
Protection |
|
|||
|
|
|
|
|
|
|
|
||
|
|
|
Coincidence |
Time Constant |
|
Voltage |
|
Output |
|
|
|
|
and Control |
|
|
3 |
|||
|
|
|
|
Limiter |
|
||||
|
|
|
Detector |
|
|
Stage |
|||
|
|
|
Current Switch |
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
11 |
12 |
13 |
15 |
14 |
16 |
|
|
|
|
|
|
|
|
VS |
|
|
|
|
|
|
VCR |
|
|
|
|
|
|
|
|
|
|
|
Frequency |
|
|
|
DIAGRAM BLOCK |
TDA1180P |
|
|
1180P-02.EPS
|
|
|
TDA1180P |
|
|
ABSOLUTE MAXIMUM RATINGS |
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
|
Value |
Unit |
|
|
|
|
|
|
|
VS |
Supply voltage (Pin 1) |
|
15 |
V |
|
V2 |
Voltage at Pin 2 |
|
18 |
V |
|
V4 |
Voltage at Pin 4 |
|
VS |
|
|
|
|
|
|
|
|
V8 |
Voltage at Pin 8 |
|
- 6 , VS |
V |
|
|
|
|
|
|
|
V9 |
Voltage at Pin 9 |
|
± 6 |
V |
|
|
|
|
|
|
|
V11 |
Voltage at Pin 11 |
|
VS |
|
|
|
|
|
|
|
|
I2 |
Pin 2 peak current |
|
1 |
A |
|
I3 |
Pin 3 peak current |
|
0.5 |
A |
|
I6 |
Pin 6 current |
|
30 |
mA |
|
I7 |
Pin 7 current |
|
20 |
mA |
|
I10 |
Pin 10 current |
|
30 |
mA |
-01.TBL |
Ptot |
Total power dissipation at Tamb ≤ 70oC |
|
1 |
W |
|
|
|
|
|
|
1180P |
Tstg , Tj |
Storage and junction temperature |
|
- 40 , + 150 |
oC |
|
|
|
||||
THERMAL DATA |
|
|
|
-02.TBL |
|
|
|
|
|
|
|
Symbol |
Parameter |
|
Value |
Unit |
|
|
|
|
|
|
1180P |
Rth (j-a) |
Thermal Resistance Junction-Ambient |
Max |
80 |
oC/W |
ELECTRICAL CHARACTERISTICS
(refer to the test circuit, VS = 12V, TA = 25oC, unless otherwise specified)
Symbol |
Parameter |
Test conditions |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
|
|
|
VS |
Supply voltage range |
|
|
9.5 |
12 |
13.2 |
V |
|
IS |
Supply current |
I3 = 0 |
|
42 |
52 |
mA |
|
|
VS |
Supply voltage at which the output pulses |
|
|
|
|
4 |
V |
|
|
(at pin 2 and 3) are switched off |
|
|
|
|
|
|
|
HORIZONTAL SYNC. SEPARATOR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VI |
Peak to peak input signal |
|
|
1 |
3 |
6 |
V |
|
V8 |
Input switching voltage |
I8 = |
80 μA |
|
1.5 |
|
V |
|
I8 |
Input switching current |
V8 = |
1.4V |
|
10 |
|
μA |
|
I8 |
Leakage current |
V8 = -5V |
|
|
1 |
μA |
|
|
VERTICAL SYNC. SEPARATOR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VI |
Peak to Peak Input Signal |
|
|
1 |
3 |
6 |
V |
|
V9 |
Input Switching Voltage |
I9= 80μA |
|
1.5 |
|
V |
|
|
I9 |
Input Switching Current |
V9 = |
1.4V |
|
5 |
|
μA |
|
I9 |
Leakage Current |
V9 = -5V |
|
|
1 |
μA |
|
|
V10 |
Vertical Sync. Pulse Output Voltage |
No Load Pin10 |
11 |
|
|
V |
|
|
R10 |
Output Resistance |
|
|
|
10 |
|
kΩ |
|
tLV |
Delay between Leading Edge of Input and Output |
|
|
|
17 |
|
μs |
|
|
Signals |
|
|
|
|
|
|
|
tLV |
Delay between Trailing Edge of Input and Output |
|
|
|
50 |
|
μs |
03.TBL |
|
Signals |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- |
tV |
Vertical Sync Pulse Duration |
|
|
|
190 |
|
μs |
1180P |
|
|
|
|
|
|
|
|
|
3/12
TDA1180P
ELECTRICAL CHARACTERISTICS (continued)
(refer to the test circuit, VS = 12V, TA = 25oC, unless otherwise specified)
Symbol |
Parameter |
Test conditions |
Min. |
Typ. |
Max. |
Unit |
|
|
|
|
|
|
|
|
|
PROTECTION CIRCUIT |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V4 |
Input Voltage for Switching off the Output Pulses |
Output Pulses OFF |
1 |
|
0.5 |
V |
|
|
|
Output Pulses ON |
|
|
|
|
|
R4 |
Input Resistance |
|
|
200 |
|
kW |
|
I4 |
Input Current |
|
5 |
|
|
mA |
|
FLYBACK PULSE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V6 |
Input Threshold Voltage of Blanking Generator |
|
|
1.8 |
|
V |
|
V6 |
Input Threshold Voltage of Phase Comparator |
|
|
7.6 |
|
V |
|
I6 |
Input Switching Current |
V6 ³ 1.7V |
|
0.45 |
|
mA |
|
OUTPUT PULSE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V3 |
Peak-to-Peak Output Voltage |
I3 = 150 mApp |
|
10 |
|
V |
|
I3 |
Output Current |
V3 = 5V |
|
500 |
|
mA |
|
R3 |
Output Resistance |
At Leading Edge of |
|
3 |
|
W |
|
|
|
output pulse |
|
|
|
W |
|
|
|
At Training Edge of |
|
20 |
|
|
|
|
|
Output Pulse |
|
|
|
|
|
tp |
Output Pulse Duration |
|
20 |
22 |
26 |
ms |
|
COMPOSITE BLANKING AND KEY PULSE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V7k |
Key Pulse Output Peak Voltage |
|
9 |
11 |
|
V |
|
|
|
|
|
|
|
|
|
V7B |
Blanking Pulse Output Voltage |
|
4.2 |
4.5 |
4.8 |
V |
|
|
|
|
|
|
|
|
|
R7 |
Output Resistance |
|
|
100 |
|
W |
|
tsk |
Phase Relation Between Trailing Edge of Key |
|
|
2.7 |
|
ms |
|
|
Pulse and Middle of Sync. Input Pulse |
|
|
|
|
|
|
tk |
Key Pulse Duration |
|
3.5 |
3.8 |
|
ms |
|
tfb |
Delay between Flyback Pulse and Blanking Pulse |
V6 = 1.7V |
|
|
0.2 |
ms |
|
INTERNAL GATING PULSE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
tg |
Gating Pulse Duration |
|
|
7.5 |
|
ms |
|
t |
Phase Relation between Middle of Sync. Pulse |
|
|
3.75 |
|
ms |
|
|
and Trailing and Leading Edge of Gating Pulse |
|
|
|
|
|
|
COINCIDENCE DETECTOR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
V11 |
Output Voltage |
With Coincidence |
|
6.8 |
4 |
V |
|
|
|
Without Coincidence |
|
|
V |
|
|
I11 |
Peak Output Current |
|
|
0.5 |
|
mA |
|
VCR SWITCH |
|
|
|
|
|
|
|
|
|
|
|
|
|
||
V11 |
Input Voltage |
|
0 to 4 or 8.5 to 12 |
V |
|
||
- I11 |
Output Current |
|
35 |
|
|
mA |
|
I11 |
Output Current |
|
0.4 |
|
|
mA |
|
|
|
|
|
|
|
|
|
TIME CONSTANT SWITCH |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
04.TBL- |
V12 |
Output Voltage |
|
|
3 |
|
V |
|
|
|
|
|
||||
R12 |
Output Resistance |
4.5V < V11 < 8V |
|
100 |
|
W |
1180P |
|
|
V11 > 8.5V or V11 < 4V |
|
40 |
|
kW |
4/12