Ordering number : EN*6145
Bi-CMOS IC
LV2151V
2.0 GHz PLL Frequency Synthesizer IC
Preliminary
Overview
The SANYO LV2151V is a 2.0 GHz PLL frequency synthesizer IC that features low-voltage operation and low current drain and is suitable for CATV, DAB, and mobile phone systems.
Features
•A wide range of operating frequency from 0.2 to
2.0GHz
•I2C bus/ 3-wire bus selective. (For I2C bus WRITE mode only)
•Includes three ports for band switch
•Includes unlock detect indicator.
•Battery saving mode
•2.7V to 3.5 V operation
•Small package 20-pin SSOP ( Lead pitch 0.65mm)
Package Dimensions
unit: mm
3179A-SSOP20
|
[LV2151V] |
|
20 |
11 |
|
|
|
4.4 |
1 |
10 |
1.6max |
|
6.7 |
|
|
|
|
|
0.1 |
0.22 |
0.65 |
0.43 |
1.0
6.4
0.5
0.15
SANYO: SSOP20
Pin Assignment
Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft’s control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
30499RM (OT) No. 6145-1/10
LV2151V
Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter |
Symbol |
Pin |
Conditions |
Ratings |
Unit |
|
|
|
|
|
|
Maximum supply voltage |
VCC max |
VCC, VCP |
|
4.5 |
V |
Maximum input voltage |
Vin max |
SCL(CL), SDA(DI) |
|
–0.3 to VCC + 0.3 |
V |
CE, PS, RST, BUSSW |
|
||||
|
|
|
|
|
|
Maximum output voltage |
Vout max |
LD, PORT1 to 3, SDA(DI) |
|
–0.3 to VCC + 0.3 |
V |
Maximum output current1 |
IOUT max1 |
PORT1 to 3, SDA(DI) |
|
4 |
mA |
Maximum output current2 |
IOUT max2 |
LD |
|
0.7 |
mA |
Allowable power dissipation |
Pd max |
|
Ta ≤ 85°C |
50 |
mW |
Operating temperature |
Topr |
|
|
–30 to +85 |
°C |
|
|
|
|
|
|
Storage temperature |
Tstg |
|
|
–50 to +125 |
°C |
|
|
|
|
|
|
Operating Conditions at Ta = 25°C
Parameter |
Symbol |
|
Pin |
|
Ratings |
|
Unit |
|
|
|
|
|
|||||
|
min |
typ |
max |
|||||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
Recommended power supply voltage |
VCC |
VCC, VCP |
|
|
|
3.0 |
|
V |
Operating voltage range |
VCCOP |
VCC, VCP |
|
|
2.7 |
|
3.5 |
V |
Allowable Operating Ranges at Ta = –30 to +85°C |
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
Parameter |
Symbol |
Pin |
|
Conditions |
|
Ratings |
|
Unit |
|
|
|
|
|||||
|
min |
typ |
max |
|||||
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
Supply voltage |
VCC |
VCC, VCP |
|
|
2.7 |
|
3.5 |
V |
|
|
SCL(CL), SDA(DI), |
|
|
|
|
|
|
High-level input voltage |
VIH |
CE, PS, RST, |
|
|
VCC*0.7 |
|
VCC |
V |
|
|
BUSSW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SCL(CL), SDA(DI), |
|
|
|
|
|
|
Low-level input voltage |
VIL |
CE, PS, RST, |
|
|
0 |
|
0.6 |
V |
|
|
BUSSW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Input frequency |
fin(1) |
XIN |
|
AC Coupled |
4 |
|
22 |
MHz |
|
|
|
|
|
|
|
|
|
|
fin(2) |
PI |
|
* |
0.2 |
|
2.0 |
GHz |
|
|
|
|
|
|
|
|
|
Input amplitude |
Vin(1) |
XIN |
|
AC Coupled |
–12 |
|
10 |
dBm |
|
|
|
|
|
|
|
|
|
|
Vin(2) |
PI |
|
* |
–12 |
|
0 |
dBm |
|
|
|
|
|
|
|
|
|
Guaranteed crystal oscillation |
Xtal |
XIN, XOUT |
|
|
4 |
|
22 |
MHz |
|
|
|
|
|
|
|
|
|
Note: *50 Ω terminate (0 dBm = 0.224 Vrms) |
|
|
|
|
|
|
|
|
Electrical Characteristics at Ta = 25°C, VCC = 3.0 V
Parameter |
Symbol |
Pin |
Conditions |
|
Ratings |
|
Unit |
|
|
|
|
||||||
min |
typ |
max |
||||||
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
Low-level output voltage1 |
VOL1 |
LD |
IO = 0.5 mA |
|
|
0.4 |
V |
|
Low-level output voltage2 |
VOL2 |
SDA(DI), PORT1 to 3 |
IO = 3.0 mA |
|
|
0.4 |
V |
|
Output off leak current |
I OFF |
LD, PORT1 to 3 |
VO = 3.0 V |
|
|
1 |
µA |
|
CP Output off leak current |
I OFCP |
CP |
VO = 1.5 V |
|
|
100 |
nA |
|
CP output current |
Icp |
CP |
VO = 1.5 V |
|
±6.5 |
|
mA |
|
|
|
SCL(CL), SDA(DI), |
|
|
|
|
|
|
High-level input current1 |
IH1 |
CE, PS, RST, |
Vi = 3.0 V |
|
|
5 |
µA |
|
|
|
BUSSW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
High-level input current2 |
IH2 |
XIN |
|
|
3 |
|
µA |
|
|
|
|
|
|
|
|
|
|
|
|
SCL(CL), SDA(DI), |
|
|
|
|
|
|
Low-level input current1 |
IL1 |
CE, PS, RST, |
Vi = 0 V |
|
|
5 |
µA |
|
|
|
BUSSW |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Low-level input current2 |
IL2 |
XIN |
|
|
3 |
|
µA |
|
|
|
|
|
|
|
|
|
|
Supply current |
Icco |
VCC + VCP |
*1 |
|
7.0 |
|
mA |
|
Standby current |
Isb |
No signal input |
Power saving mode |
|
0.4 |
|
mA |
|
|
|
|
|
|
|
|
|
Note: *PI = 2000 MHz, Vpi = 0 dBm, RI = 19.2 MHz, Vri = 0 dBm
Other input pins = 0 V, I/O pins = open, CP off, output pins = high
No. 6145-2/10
|
|
LV2151V |
|
||
|
|
|
|
|
|
Pin Descriptions |
|
|
|
||
|
|
|
|
|
|
Pin |
Symbol |
I/O |
|
Description |
|
|
|
|
|
|
|
1 |
XIN |
CMOS input |
Crystal oscillator connection pins. |
||
20 |
XOUT |
||||
|
|
|
|||
|
|
|
|
|
|
|
|
|
Power saving switch. |
|
|
2 |
PS |
CMOS input with a pull-down resistor built in. |
“Open or Low”: |
Power saving mode |
|
|
|
|
“High”: |
Active mode |
|
|
|
|
|
||
3 |
VSS |
|
Ground pin for logic system |
||
4 |
CP-GND |
|
Ground pin for charge pump. (Fixed current output) |
||
|
|
|
|
||
5 |
CP |
BIP output |
Charge pump output. (Fixed current output) |
||
|
|
|
|
||
6 |
VCP |
|
VCC supply for charge pump. |
||
7 |
VCC |
|
VCC supply. (Except charge pump circuit) |
||
8 |
GND |
|
Ground pin for RF block. |
||
|
|
|
|
|
|
|
|
|
Reset pin for I2C bus. |
|
|
9 |
RST |
CMOS input with a pull-up resistor built in. |
Connect capacitor to GND. |
||
“Open or High” |
Release |
||||
|
|
|
|||
|
|
|
“Low” |
Reset |
|
|
|
|
|
||
10 |
PI |
Bipolar input |
Comparator signal input. VCO output must be AC coupled to input. |
||
|
|
|
|
||
|
|
|
Serial data select input. |
||
11 |
BUSSW |
CMOS input with a pull-up resistor built in. |
“Open or High” |
I2C bus |
|
|
|
|
“Low” |
3-wire bus |
|
|
|
|
|
|
|
12 |
SCL(CL) |
|
Data input pins |
|
|
13 |
SDA(DI) |
CMOS input |
|
|
|
14 |
CE |
|
CE is used as an address selector pin if I2C bus is used. |
||
15 |
LD |
|
PLL unlock detector output pin. |
||
|
|
|
|
|
|
16 |
PORT1 |
NPN transistor open collector output |
|
|
|
17 |
PORT2 |
Output port pins for band switch. |
|||
|
|||||
18 |
PORT3 |
|
|
|
|
|
|
|
|
||
19 |
BUF |
Bipolar output |
Buffer output pin for crystal oscillator. |
||
|
|
|
|
|
No. 6145-3/10