SANYO LC863232A, LC863228A, LC863224A, LC863220A, LC863216A Datasheet

Ordering number : ENN*6693
CMOS IC
LC863232/28/24/20/16A
8-Bit Single Chip Microcontroller
Preliminary Overview
The LC863232/28/24/20/16A are 8-bit single chip microcontrollers with the following on-chip functional blocks:
- CPU : Operable at a minimum bus cycle time of 0.424µs
- On-chip R O M capaci ty Program ROM : 32K/28K/24K/20K/16K bytes CGROM : 16K bytes
- On-chip RAM capacity : 512 bytes
- OSD RAM : 352 × 9 bits
- Closed-Caption TV controller and the on-screen display controller
- Closed-Caption data slicer
- Four channels × 8-bit AD Converter
- Three channels × 7-bit PWM
- Two 16-bit timer/counters, 14-bit base timer
- 8-bit synchronous serial interface circuit
- IIC-bus compliant serial interface circuit (Multi-master type)
- ROM correction function
- 16-sourc e 10-vect o red interrupt system
- Integrated system clock generator and display clock generator Only one X’tal oscillator (32.768kHz) for PLL reference is used for both generators TV control and the Closed Caption function
All of the above functions are fabricated on a single chip
Ver.1.01 N1798
91400 RM (IM) HS No.6693-1/20
LC863232/28/24/20/16A
Features
(1) Read-Only Memory (ROM) : 32768 × 8 bits / 28672 × 8 bits / 24576 × 8 bits 20480 × 8 bits / 16384 × 8 bits for program 16128
(2) Random Access Memory (RAM) : 512 × 8 bits (including 128 bytes for ROM correction function) 352
(3) OSD functions
- Screen display : 36 characters × 16 lines (by software)
- RAM : 352 words (9 bits per word) Display area : 36 words × 8 lines Control area : 8 words × 8 lines
- Characters Up to 252 kinds of 16 × 32 dot character fonts (4 characters including 1 test character are not programmable) Each font can be divided into two parts and used as two fonts : a 16×17 dot and 8 × 9 dot character font At least 111 characters need to be divide to display the caption fonts.
- Various character attributes Character colors : 16 colors Character background colors : 16 colors Fringe / shadow colors : 16 colors Full screen colors : 16colors Rounding Underline Italic character (slanting)
- Attribute can be changed without spacing
- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (bit 9 - 16)
*1
and vertical pitch (bit-32) can be set for each row independently
- Different display modes can be set for each row independentl y Caption • Text mode / OSD mode 1 / OSD mode 2 (Quarter size) / Simplifed graphic mode
- Ten character sizes
*1
Horez. × Vert. = (1 × 1), (1 × 2), (2 × 2), (2 × 4), (0.5 × 0.5) (1.5 × 1), (1.5 × 2), (3 × 2), (3 × 4), (0.75 × 0.5)
- Shuttering and scrolling on each row
- Simplified Graphic Display *1 Note : ran ge depends on display mode : r efer to the manual f o r details.
(4) Data Slicer (NTSC)
- Line 21 closed caption data and XDS data extraction
(5) Bus Cycle Time / Instruction-Cycle Time
Bus cycle time Instruction cycle time System clock oscillation Oscillation Frequency Voltage
0.424µs 0.848µs
7.5µs 15.0µs
183.1µs 366.2µs
(6) Ports
- Input / Output Ports : 5 ports (28 terminals) Data direction programmable in nibble units : 1 port (8 terminals)
(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)
Data direction programmable for each bit individually : 4 ports (20 terminals)
8 bits for CGROM
×
9 bits (for CRT display)
×
Internal VCO
14.156MHz 4.5V to 5.5V
(Ref : X’tal 32.768kHz)
Internal RC 800kHz 4.5V to 5.5V
Crystal 32.768kHz 4.5V to 5.5V
No.6693-2/20
LC863232/28/24/20/16A
(7) AD converter
- 4 channels × 8-bit AD converters
(8) Serial interfaces
- IIC-bus compliant serial interface (Multi-master type) Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.
- Synchronous 8-bit serial interface
(9) PWM output
- 3 channels × 7-bit PWM
(10) Timer
- Timer 0 : 16-bit timer/counter
With 2-bit prescaler + 8-bit programmable prescaler Mode 0 : Two 8-bit timers with a programmable prescaler Mode 1 : 8-bit timer with a programmable prescaler + 8-bit counter Mode 2 : 16-bit timer with a programmable prescaler Mode 3 : 16-bit counter The resolution o f timer is 1 tCYC.
- Timer 1 : 16-bit timer/PWM
Mode 0 : Two 8- bit timers Mode 1 : 8-bit timer + 8-bit PWM Mode 2 : 16-bit timer Mode 3 : Variable bit PWM (9 to 16 bits) In mode0/1,the resolution of Timer1/PWM is 1 tCYC In mode2/3,the resolution is selectable by program; tCYC or 1/2 tCYC
- Base timer Generate every 500ms overflow for a clock application (using 32.768kHz crystal oscillation for the base timer clock) Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow (using 32.768kHz crystal oscillation for the base timer clock) Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0
(11) Remote control receiver circuit (connected to the P73/INT3/T0IN terminal)
- Noise rejection function
- Polarity switching
(12) Watchdog timer
External RC circuit is required Interrupt or system reset is activated when the timer overflows
(13) ROM correction function
Max 128 bytes / 2 addresses
(14) Interrupts
- 16 sources 10 vectored interrupts
1. External Interrupt INT0
2. External Interrupt INT1
3. External Interrupt INT2, Timer/counter T0L (Lower 8 bits)
4. External Interrupt INT3, base timer
5. Ti mer/counter T0H (U pp er 8 bits)
6. Timer T1H,T1L
7. SIO0
8. Data slicer
9. Vertical synchronous signal interrupt (
), horizontal line (
VS
HS
), AD
10. IIC, Port 0
No.6693-3/20
LC863232/28/24/20/16A
- Interrupt prior ity control Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 10 listed above. For the external interrupt INT0 and INT1, high or highest priority can be set.
(15) Sub-routine stack level
- A maximum of 128 levels (stack is built in the internal RAM)
(16) Multiplication/division instruction
- 16 bits × 8 bits (7 instruction cycle times)
- 16 bits / 8 bits (7 instruction cycle times)
(17) 3 oscillation circuits
- Built-in RC oscillation circuit used for the system clock
- Built-in VCO circuit used for the system clock and OSD
- X’tal oscillation circuit used for base timer, system clock and PLL reference
(18) Standby function
- HALT mode The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.
- HOLD mode The HOLD mode is used to stop the oscillations; RC (internal), VCO, and X’tal oscillations. This mode can be released by the following conditions.
Pull the reset terminal (
Feed the selected level to either P70/INT0 or P71/INT1.
Input the interrupt condition to Port 0.
) to low level.
RES
(19) Package
- DIP42S
- QIP48E
(20) Development tools
- Flash EEPROM: LC86F3248A
- Evaluation chip: LC863096
- Emulator: EVA86000 (main) + ECB863200 (evaluation chip board)
+ POD863200 (pod: DIP42S) or POD863201 (QIP48E)
No.6693-4/20
System Bl ock Diagram
IIC
SIO0
Timer 0
Timer 1
Base Timer
ADC
INT0-3
Noise Rejection Filter
PWM
Data Slicer
Interrupt Control
Standby Control
X’tal
RC
VCO
PLL
LC863232/28/24/20/16A
Clock
Generator
ROM Correct Control
XRAM
Bus Interface
Port 1
Port 6
Port 7
Port 8
OSD Control Circuit
CGROM
VRAM
IR PLA
ROM
PC
ACC
B Register
C Register
ALU
PSW
RAR
RAM
Stack Pointer
Port 0
Watch Dog Timer
No.6693-5/20
Pin Assignment
N
R
G
L
I
• DIP42S
P10/SO0
P11/SI0
P12/SCK0 P13/PWM1 P14/PWM2 P15/PWM3
P17/PWM
VDD P84/AN4 P85/AN5 P86/AN6 P87/AN7
CVIN
• QIP48E
P15/PWM3
P16
P17/PWM
VSS XT1 XT2
VDD
NC P84/AN4 P85/AN5 P86/AN6 P87/AN7
P16
VSS XT1 XT2
RES
FILT
VS HS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
NC
48
1 2 3 4 5 6 7 8 9 10 11 12
13
RES
P14/PWM2
47
14
FILT
P13/PWM1
46
15
CVI
P12/SCK0
45
16
NC
P11/SI0
44
17
VS
P10/SO0
43
18
HS
NC
42
19
42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22
P07
41
20
LC863232/28/24/20/16A
P07 P06 P05 P04 P03 P02 P01 P00 P73/INT3/T0IN P72/INT2/T0IN P71/INT1 P70/INT0 P63/SCLK1 P62/SDA1 P61/SCLK0 P60/SDA0 I BL B G R
P06
P05
P04
403938
21
22
23
B
B
Package Dimension
(unit : mm)
3025B
P03
37
36
P02
35
P01
34
P00
33
NC
32
P73/INT3/T0IN
31
P72/INT2/T0IN
30
P71/INT1
29
P70/INT0
28
P63/SCLK1
27
P62/SDA1
26
P61/SCLK0
25
24
NC
P60/SDA0
SANYO : DIP-42S(600mil)
Package Dimension
(unit : mm)
3156
SANYO : QIP-48E
No.6693-6/20
Loading...
+ 14 hidden pages