Ordering number:ENN4464A
CMOS IC
LC72140, 72140M
PLL Frequency Synthesizers
Overview
The LC72140 and LC72140M are high-performance, phase-locked loop (PLL) frequency synthesizers that operate over the VHF, MW and LW wave bands. They feature excellent frequency tracking, making them ideal as a reference frequency source for use in AM/FM radio receivers. The LC72140 and LC72140M operate from a 5V supply. The LC72140 is available in 24-pin DIPs, and the
LC72140M, in 24-pin MFPs.
Features
•High-speed programmable dividers for
·10 to 160MHz on FMIN using pulse swallower.
·0.5 to 40.0MHz on AMIN using pulse swallower and direct division.
•General-purpose counters (used together with the SD in IF count mode).
·HCTR for 0.4 to 25.0MHz frequency measurement.
·LCTR for 10 to 500kHz frequency measurement and 1Hz to 20kHz period measurement.
•4.5 or 7.2MHz crystal.
•Twelve selectable reference frequencies (1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 25, 30, 50 and 100kHz).
•Phase comparator.
·Insensitive band control.
·Unlock detection.
·Sub-charge pump for high-speed locking.
·Deadlock clear circuit.
•C2B input/output data interface.
•Power-ON reset circuit.
•Built-in MOS transistor for a low-pass filter.
•Inputs/outputs (using five general-purpose input/output ports).
·Maximum of seven inputs.
·Maximum of seven outputs (three n-channel open-drain and four CMOS outputs).
•5V supply.
•24-pin DIP (LC72140) and 24-pin MFP (LC72140M).
Package Dimensions
unit:mm
3067A-DIP24S
[LC72140]
|
|
21.0 |
|
|
|
|
24 |
|
13 |
|
|
|
|
|
7.62 |
6.4 |
0.25 |
|
1 |
|
12 |
|
|
|
0.9 |
|
|
|
|
|
|
|
(3.25) |
3.9max |
|
(0.71) |
1.78 |
0.48 |
0.51min |
3.3 |
|
0.95 |
|
|
SANYO : DIP24S
unit:mm
3112A-MFP24S
[LC72140M]
24 |
13 |
||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5.4 |
7.6 |
1 |
12.5 |
12 |
1.7max |
0.15 |
0.63 |
|
|
||||
|
|
|
|
||
|
|
|
1.5 |
|
|
|
|
1.0 |
0.1 |
|
|
|
0.35 |
(0.75) |
|
SANYO : MFP24S
Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft’s control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
71901TN (KT)/50195TH (ID)/80593JN No.4464–1/15
LC72140, 72140M
Pin Assignment
No.4464–2/15
LC72140, 72140M
Pin Functions
Number |
Name |
Equivalent circuit |
Function |
|
|
|
|
1 |
XOUT |
|
4.5 to 7.2MHz crystal oscillator output |
|
|
|
|
24 |
XIN |
|
4.5 or 7.2MHz crystal oscillator input |
|
|
|
|
2 |
CE |
|
Chip-enable input |
|
|
|
|
3 |
DI |
|
Data input from microcontroller |
|
|
|
|
4 |
CL |
|
Clock input |
|
|
|
|
5 |
DO |
|
Data output to microcontroller |
|
|
|
|
6 |
O7 |
|
OUT7 flag output |
|
|
|
|
7 |
O6 |
|
OUT6 flag output |
|
|
|
|
8 |
I/O5 |
|
|
|
|
|
General-purpose input/output ports 4 and 5 |
9 |
I/O4 |
|
|
|
|
||
|
|
|
|
10 |
I/O3 |
|
|
|
|
|
|
11 |
I/O2 |
|
General-purpose input/output ports 1 to 3 |
|
|
|
|
12 |
I/O |
|
|
|
|
|
|
13 |
LCTR/I7 |
|
Period or frequency measurement general-purpose counter input and input port |
|
7. |
||
|
|
|
|
|
|
|
|
|
|
|
Continued on next page. |
No.4464–3/15
LC72140, 72140M
Continued from preceding page.
Number |
Name |
Equivalent circuit |
Function |
|
|
|
|
14 |
HCTR/I6 |
|
Frequency measurement general-purpose counter input and input port 6. |
|
|
|
|
15 |
VDD |
|
Supply voltage |
16 |
AMIN |
|
AM band local oscillator signal input |
|
|
|
|
17 |
FMIN |
|
FM band local oscillator signal input |
|
|
|
|
19 |
PD1 |
|
|
|
|
|
Phase-detector charge pump outputs |
20 |
PD0 |
|
|
|
|
||
|
|
|
|
21 |
AIN |
|
Analog low-pass filter transistor input |
|
|
|
|
22 |
AOUT |
|
Analog low-pass filter transistor ouput |
|
|
|
|
18, 23 |
VSS |
|
Ground |
Specifications
Absolute Maximum Ratings at Ta = 25˚C, VSS=0V
Parameter |
Symbol |
Conditions |
Ratings |
Unit |
|
|
|
|
|
|
|
Maximum supply voltage |
VDD max |
|
–0.3 to +7.0 |
V |
|
Maximum CE, CL and DI input voltage |
VIN1 max |
|
–0.3 to +7.0 |
V |
|
Maximum I/O1 to I/O3 input voltage |
VIN2 max |
|
–0.3 to +15.0 |
V |
|
Maximum input voltage for all other pins |
VIN3 max |
|
–0.3 to VDD+0.3 |
V |
|
Maximum DO output voltage |
VOUT1 max |
|
–0.3 to +7.0 |
V |
|
Maximum I/O1 to I/O3 and AOUT output |
VOUT2 max |
|
–0.3 to +15.0 |
V |
|
voltage |
|
||||
Maximum output voltage for all other pins |
VOUT3 max |
|
–0.3 to VDD+0.3 |
V |
|
Maximum I/O4, I/O5, O6 and O7 output current |
IOUT1 max |
|
0 to 3.0 |
mA |
|
Maximum I/O1 to I/O3, DO and AOUT output |
IOUT2 max |
|
0 to 6.0 |
mA |
|
current |
|
||||
|
|
|
|
|
|
Allowable power dissipation |
Pd max |
DIP24S, Ta≤85˚C |
350 |
mW |
|
MFP24S, Ta≤85˚C |
160 |
mW |
|||
|
|
||||
Operating temperature |
Topr |
|
–40 to +85 |
˚C |
|
|
|
|
|
|
|
Storage temperature |
Tstg |
|
–55 to +125 |
˚C |
|
|
|
|
|
|
No.4464–4/15
LC72140, 72140M
Allowable Operating Ranges at Ta = –40 to +85˚C, V =0V |
|
|
|
|
||
|
|
SS |
|
|
|
|
Parameter |
Symbol |
Conditions |
|
Ratings |
|
Unit |
|
|
|
||||
|
|
|
min |
typ |
max |
|
|
|
|
|
|
|
|
Supply voltage |
VDD1 |
VDD |
4.5 |
|
5.5 |
V |
VDD2 |
VDD : serial data sustain voltage |
2.0 |
|
|
V |
|
|
|
|
||||
CE, CL, DI and I/O1 to I/O3 high-level input |
VIH1 |
|
2.2 |
|
6.5 |
V |
voltage |
|
|
||||
I/O4, I/O5, HCTR/I6 and LCTR/I7 high-level |
VIH2 |
|
2.2 |
|
VDD |
V |
input voltage |
|
|
||||
CL, CE, DI, I/O1 to I/O5, HCTR/I6 and LCTR/I7 |
VIL1 |
|
0 |
|
0.8 |
V |
low-level input voltage |
|
|
||||
LCTR/I7 high-level input voltage |
VIH3 |
Pulse wave, period measurement |
2.2 |
|
VDD |
V |
LCTR/I7 low-level input voltage |
VIL2 |
Pulse wave, period measurement |
0 |
|
0.8 |
V |
DO output voltage |
VOUT1 |
|
0 |
|
6.5 |
V |
I/O1 to I/O3 and AOUT output voltage |
VOUT2 |
|
0 |
|
13 |
V |
XIN input frequency |
fIN1 |
Sine wave, capacitive coupling |
1.0 |
|
8.0 |
MHz |
FMIN input frequency |
fIN2 |
Sine wave, capacitive coupling |
10 |
|
160 |
MHz |
AMIN input frequency |
fIN3 |
Sine wave, capacitive coupling |
0.5 |
|
40.0 |
MHz |
HCTR/I6 input frequency |
fIN4 |
Sine wave, capacitive coupling |
0.4 |
|
25 |
MHz |
LCTR/I7 input frequency |
fIN5 |
Sine wave, capacitive coupling |
10 |
|
500 |
kHz |
|
|
|
|
|
||
Period measurement, pulse wave, DC coupling |
0.001 |
|
20.0 |
kHz |
||
|
|
|
||||
|
|
|
|
|
|
|
Crystal oscillator frequency |
fXTAL |
Crystal impedance ≤120Ω |
4.0 |
|
8.0 |
MHz |
XIN rms input amplitude |
VIN1 |
|
0.2 |
|
1.5 |
V |
|
|
50≤f<130MHz. See Programmable Divider |
0.07 |
|
1.5 |
V |
|
|
section. |
|
|||
FMIN rms input amplitude |
VIN2 |
|
|
|
|
|
|
|
|
|
|
||
10≤f<50 and 130≤f≤160MHz. See |
0.10 |
|
1.5 |
V |
||
|
|
|
||||
|
|
Programmable Divider section. |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2≤f<25MHz. See Programmable Divider |
0.04 |
|
1.5 |
V |
|
|
section. |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
25≤f≤40MHz. See Programmable Divider |
0.07 |
|
1.5 |
V |
|
|
section. |
|
|||
AMIN rms input amplitude |
VIN3 |
|
|
|
|
|
|
|
|
|
|
||
0.5≤f<2.5MHz. See Programmable Divider |
0.04 |
|
1.5 |
V |
||
|
|
|
||||
|
|
section. |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2.5≤f≤10MHz. See Programmable Divider |
0.07 |
|
1.5 |
V |
|
|
section. |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
HCTR/I6 rms input amplitude |
VIN4 |
|
0.04 |
|
1.5 |
V |
HCTR/I7 rms input amplitude |
VIN5 |
|
0.04 |
|
1.5 |
V |
DI to CL data setup time |
tSU |
|
0.45 |
|
|
µs |
DI to CL data hold time |
tHD |
|
0.45 |
|
|
µs |
CL low-level clock pulsewidth |
tCL |
|
0.45 |
|
|
µs |
CL high-level clock pulsewidth |
tCH |
|
0.45 |
|
|
µs |
CL to CE chip enable wait time |
tEL |
|
0.45 |
|
|
µs |
CE to CL chip enable setup time |
tES |
|
0.45 |
|
|
µs |
CL to CE chip enable hold time |
tEH |
|
0.45 |
|
|
µs |
Chip enable to data latch time |
tLC |
|
|
|
0.45 |
µs |
CL to DO data output time |
tDC |
Depends on pull-up resistor |
|
|
0.2 |
µs |
CE to DO data output time |
tDH |
|
|
|||
|
|
|
|
|
||
Electrical Characteristics at Ta = –40 to +85˚C, V =0V |
|
|
|
|
||
|
|
SS |
|
|
|
|
Parameter |
Symbol |
Conditions |
|
Ratings |
|
Unit |
|
|
|
||||
|
|
|
min |
typ |
max |
|
|
|
|
|
|
|
|
XIN internal resistance |
Rf1 |
|
|
1.0 |
|
MΩ |
FMIN internal resistance |
Rf2 |
|
|
500 |
|
kΩ |
AMIN internal resistance |
Rf3 |
|
|
500 |
|
kΩ |
HCTR/I6 internal resistance |
Rf4 |
|
|
500 |
|
kΩ |
LCTR/I7 internal resistance |
Rf5 |
|
|
500 |
|
kΩ |
AIN sub-charge pump internal resistance |
R1S |
|
|
500 |
|
Ω |
|
|
|
|
|
|
|
CE, CL, DI and LCTR/I7 hysteresis width |
VH |
|
|
0.1VDD |
|
V |
PD0, PD1, I/O4, I/O5, O6 and O7 high-level |
VOH1 |
IO=1mA |
VDD–1.0 |
|
|
V |
output voltage |
|
|
||||
AIN high-level output voltage |
VOH2 |
IO=1mA |
VDD–1.5 |
VDD–0.7 |
|
V |
PD0, PD1, I/O4, I/O5, O6 and O7 low-level |
VOL1 |
IO=1mA |
|
|
1.0 |
V |
output voltage |
|
|
||||
I/O1 to I/O3 and DO low-level output voltage |
VOL2 |
IO=5mA |
|
|
1.0 |
V |
AOUT low-level output voltage |
VOL3 |
IO=1mA, VAIN=1.3V |
|
|
0.5 |
V |
AIN low-level output voltage |
VOL4 |
IO=1mA |
|
0.7 |
1.5 |
V |
Continued on next page.
No.4464–5/15