SAMSUNG NT-R26 System Schematic Diagram

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2
1
D
D
Table of Contents
1. COVER 2-7. DIAGRAM & ANNOTATION
SHANGHAI
CPU :
C
Chip Set : Remarks :
Model Name : PBA Name : PCB Code : Dev. Step :
B
Revision : T.R. Date :
DRAW
Intel Merom CALISTOGA & ICH7-M Mobility Platform
Shanghai MAIN BA41-00774A/00732A SR
Samsung
1.0 2007-03-15
CHECK
APPROVAL
Confidential
8. CLOCK 9-11. MEROM
12. THERMAL & FAN 13-17. CALISTOGA
18. DDR2 SODIMM 19 . DDR2 TERMINATION 20-22. GFX
23. GFX MEMORY 24-27 ICH7
28. SPI ROM
29. LCD
30. CRT
31. 4 IN 1 CARD
32. EXPRESS CARD
33. MINICARD/DMB/BT 34-36. AUDIO
37. HDD & ODD
38. MICOM
39. LAN
40. LAN & MDC & USB CONN
41. KBD & TOUCH-PAD CONN
42. CHARGE
43. P3.3V_AUX & P5.0V_AUX
44. P1.2V & VCCP_CORE
45. GRAPHIC CORE POWER
46. DDR2 POWER
47. CPU VRM
48. SWITCH POWER
49. POWER SWITCH AND LED
50. POWER STRAPS 51-54. TP
C
B
ROKY ZHENG KEVIN LEEELLEN.ZHANG
A
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4 1
3
2
ZHENG, ROKY
3/15/2007
TITLE
SR
1.0
SHANGHAI

COVER

March 15, 2007 10:33:33 AM
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
PAGE OF
A
541
PG 27
4
CRT
CRT
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
C
AUDIO
Audio
AMP
AZALIA
ALC262
PG 35
HP
B
PG 36
MIC-IN
Ext. - Int. Option
PG 40
Codec
PG 34
2P
PG 25
USB 0,1,2
RJ11
PG 40
LCD
LVDS
Ext. PEG
nVidia G7X
GFx Board
ANT
AZALIA
Modem
3
FAN
PG 12
CPU
Thermal
PEG x16
Sensor
PG 12
External Graphics
30P
Video Memory
Clocking
12P
PG 40
Internal Graphics
CK-410M+
72 PIN
PG 8
USB 0,1,2
AZALIA Primary
AZALIA Secondary
LVDS
CRT/TV
MDC
Samsung
Mobile Processor
Merom - 4M
(667MHz/800)
L2 Cache : 2 MB
PG 9,10,11
478pin
PSB 667 MT/S
GMCH-M
945-PM
1466 FCBGA
PG 13 ~ 17
Direct Media Interface x4/x2, 1.5V
ICH7-M
652 BGA
PG 24 ~ 27
Single channel DDR II 667/533
USB 7
MiniPCIE
USB 5
USB 3
USB 6
Lane 2
PCIE x1 USB 4
PCI
SPI
CPU VRM
IMVP-6
PG 47
DMB
BT
2
Wireless LAN
MiniCARD
CONN.
PG 33
PG 33
PG 33
MX25L8005
DDR II SODIMM 0
DDR II SODIMM 1
ANT
PG 28
SPI
PG 28
PG 18
PG 18
4 IN 1 CARD
AU6366
PG 31
26P
PG 29
Charging
Circuit
PG 42
DDR II
VRM
PG 46
Express Card
LAN
RTL8100CL
PG 39-40
SD/xD/MS
1
Switche PWR
PG 48
PG 31
PG 32
RJ45 PG 40
D
C
B
SATA
SPKR R
PG 36
PG 37
HDD
SATA
Confidential
A
4
3
Pri. IDE slave
CD-ROM
PG 37
3.3V LPC, 33MHz
2
Hitachi H8S
PG 38
MICOM
H8S-2110B
DRAW
CHECK
APPROVAL
MODULE CODE
PG 41
Touch
PAD
KBD
PG 41
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
A
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

DIAGRAM

March 15, 2007 10:33:33 AM
1
SAMSUNG
PART NO.
BA41-00774A/00732A
PAGE
ELECTRONICS
542
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2

Power Diagram

1
D
AC Adapter
* Made by ICH7-M Internal VR
DOCK DC
VDC
Battery DC
C
(P3.3V_AUX, INTVRMEN high)
*ICH7-M Sequence
P1.05V_Sus P3.3V_Sus
KBC3_SUSPWRON
P1.05V_AUX
ICH7-M
P1.8V_AUX
SODIMM (DDR II)
CALISTOGA
KBC3_PWRON
P1.8V
P1.2V
P0.9V
SODIMM (DDR II) GPU (G7X series) GDDR
GPU (G7X series)
DDR II-Termination
KBC3_VRONKBC3_LANPWRON
YONAH
P1.05V
(VCCP)
CALISTOGA
ICH7-M
* Intel used 0.9V_AUX for DDR-2
(LT validation)
VCCP3_PWRGD
VCC_CORE
YONAH
D
C
MICOM_P3V
MICOM
ICH7-M
P5V_AUX P5V
DDR2 Power VRM
P3.3V_LAN
LAN BCM4401 / 5751
B
Rail
+V*Always +V*AUX
State
Full On H
ON ON ON ON
S3
ON ON
S4 S5
ON OFF
SUSPWR PWRON
+V
ON H OFF OFF H OFF
H
HL
L
LL
VRON
L L L
Samsung
Confidential
P2.5_3.3V_LAN
P1.2_3.3V_LAN
P3.3V_AUX
ICH7-M
LAN
MDC
BT
P3.3V
P2.5V
P1.5V
GFX_CORE
CRT MICOM R5C843
CALISTOGA
ICH7-M CK410M+ SUPER I/O PEG TPM
CALISTOGA ICH7-M R5C843 GPU(G7X series)
CALISTOGA ICH7-M GPU(G7X series)
GPU G7X series : P1.0V - P1.2V
PCMCIA USB PS/2 PEG HEATSINK
Thermal Sensor SODIMM FWH
PCMCIA LEDs LCD
VCCA
P1.5V
HDD
FAN CIRCUIT
MICOM R5C843 M_PCI
YONAH
B
A
4
S5 / S4
3
S3
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
2
ZHENG, ROKY
LEE, KEVIN
S0
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI
POWER DIAGRAM
March 15, 2007 10:33:33 AM
1
SAMSUNG
PART NO.
BA41-00774A/00732A
PAGE
ELECTRONICS
A
543
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
3) MICOM_P3V
POWER
S/W
DC/DC B’d
5
RHU002N06
(KBC3_RST*)
17
9
C
**Note
*KBC3_ALWON WILL BE HIGH AFTER POWER _SW IS PUSHED IN BATT. MODE
B
A
KBC
5) POWER_SW*
KBC Sub B’d
5-1) KBC3_ALWON(BAT MODE)
4) P3.3V_LAN
4) P3.3V_LAN
4) P3.3V_LAN
LOM
BCM4401
Sheet 43-44
10
4
8
10
6
3-1
4) P1.2V_LAN/1.8V
4) P2.5V_LAN
4) P2.5V_LAN
10) KBC3_PWRON
Sheet48
4
2) VDC
VDC
SI4435
Sheet47
3
P3.3V_LAN & P5V_AUX
MAX 1999
(1/2)
Sheet44
17) KBC3_PWRGD
20) PLT3_RST*
9) CHP3_SLPS5*/S3*
8) KBC3_RSMRST**
7) P3.3V_AUX
10) KBC3_PWRON
6) KBC3_SUSPWRON
KBC3_LANPWRON
P5V_AUX & P3V_AUX
MAX 1999
(2/2)
Sheet44
FDS6680A
Sheet 40
4
2
2) VDC
10-1) KBC3_VRON
6) KBC3_SUSPWRON
7) P5V_AUX
7
6) KBC3_SUSPWRON
7) P3.3V_AUX
7
Ext. GPU CORE
SC470
GFx board
3
14 2
RESET DIAGRAM
16
1
RTC
Battery
Sheet 20
13) KBC3_PWRGD
Samsung
1-2) CHP3_RTCRST
10) KBC3_PWRON
10-1) KBC3_VRON
VRMPWRGD
PWROK
9
7) P1.05V_AUX
ICH7-M
P1.5V & VCCP
ISL6227
Sheet 45
DDR2 POWER
MAX8550
Sheet 46
18) VRM3_CPU_PWRGD
13) KBC3_PWRGD
P3.3V_AUX
INTVRMEN
20
Sheet 20-23
(MICOM_P3V)
19) CPU1_PWRGDCPU
20) PLT3_RST*
20) PCI3_RST*
12) ICH_CORE (P1.05V)
11) P2.5V
11) P3.3V
7
11) P1.5V
12) P1.05V (VCCP)
1.5V_PWRGD
14) VCCP3_PWRGD
7) P1.8V_AUX and MEM1_VREF
11) 0.9V
11) P5V
1.8V_AUX_PWRGD
19
( or 7) 0.9V_AUX )
Thermal
Monitor
Sheet 12
11
7) P5V_AUX
10) KBC3_PWRON*
7) P3.3V_LAN
Confidential
7) P3.3V_AUX
11) P1.5V
10) KBC3_PWRON
7) P1.8V_AUX
10) KBC3_PWRON
SI4435DY
Sheet 48
FDS6680A
Sheet 48
SC338A
Sheet 48
FDS6680A
11
11) GFX_CORE
3
2
DRAW
CHECK
APPROVAL
MODULE CODE
11) P5V
11) P3.3V
11) P2.5V
11) P1.2V
11) P1.8V
ZHANG, ELLEN
20
ZHENG, ROKY
LEE, KEVIN
11) P3.3V
DATE
DEV. STEP
REV
LAST EDIT
14
3/15/2007
CLOCK
CHIP
Sheet 8
CPU VRM SC452
Sheet 47
19) CPU1_PWRGDCPU
SR
1.0
11) P1.5V
12) P1.05V
11) P2.5V
11) P1.5V
20) PLT3_RST*
7) P1.8V_AUX
11) P0.9V
12) MCH_CORE
11) P3.3V
7) P1.8V_AUX
11) P0.9V
20) PLT3_RST*
11) P1.8V
11) P2.5V
11) GFX_CORE
11) P1.2V
11) P1.8V
11) P3.3V
20) PCI3_RST*
TITLE

POWER SEQUENCE

March 15, 2007 10:33:33 AM
16) CLK3_PWRGD*
16) CLK3_PWRGD*
16) VRM3_CPU_PWRGD
15) VCC_CORE
15
SHANGHAI
1
17) Clock Running
17
CPU
19
Sheet 9-11
GMCH
12
DDR2
Memory
Sheet 18 - 19
G7X
Ext.GPU
Sheet 25 - 28
GDDR
Sheet 30 - 31
MiniPCI
CardBus
PART NO.
PAGE
21
Sheet 13 - 17
22) CPU1_CPURST*
18
SAMSUNG
ELECTRONICS
BA41-00774A/00732A
454
OF
D
C
B
A
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2
POWER RAILS ANALYSIS
1
D D
C
B
ADAPTER
220V
19V
MAX1909ETI+T
BATTERY
MMBT3904
SS338A
ISL6227CAZ-T
MAX8734AEEI+T
P12.0V_ALWS
P1.2V_ALWS
P5.0V_ALWS
P5.0V_ALWS
Samsung
SS338A
MAX8632ETI+
P3.3V_AUX
MAX8734
P1.8V_AUX
P5.0V_AUX
P1.5V
P0.9V
FDS6680A
FDS6680A
SI4435DY
P1.2V
P1.8V
P3.3V
P5.0V
SC452
VCCP_CORE
CPU_CORE
C
B
MIC5219B
P3.3V_MICOM
Confidential
A
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4
3
2
ZHENG, ROKY
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

POWER BLOCK

March 15, 2007 10:33:33 AM
1
SAMSUNG
PART NO.
BA41-00774A/00732A
PAGE
ELECTRONICS
A
545
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CLK_3.3V
D
CLK3_PWRGD*
ITP_EN
CPU_STP*
SS(96/100) SEL
C
4
96/100 MHz
SSCD
ICS954305D
B
CK-410M (w/ CLKREQ*)
FS(2:0)
Main PLL
CPU
48MHz PLL
SATA PLL
3
166 MHz CLK0_HOST_CPU/CPU*
Disable
MUXMUX MUX
166 MHz CLK0_HOST_GMCH/GMCH*
100 MHz
100 MHz CLK1_MCH3GPLL/3GPLL*
96 MHz
100 MHz
100 MHz
100 MHz
100 MHz
33 MHz
CLK1_PEG/PEG*
CLK1_EXPCARD/CARD*
CLK1_MINIPCIE/PCIE*
CLK1_PCIELOM/LOM*
CLK1_DCKPCIELAN/LAN*100 MHz
Samsung
PCI Express Gfx
MCH3_CLKREQ*
CLK1_DREFCLK/CLK*
CLK1_DREFSSC/SSC*
100 MHz
CLK1_PCIEICH/ICH*100 MHz
CLK3_USB4848 MHz
CHP3_SATACLKREQ* CLK1_SATA/SATA*100 MHz
CLK3_ICH1414.318 MHz
CLK3_PCLKICH33 MHz
PEG
CPU
3GPLL
DPLLA
DPLLB
PCIEPLL USBPLL
SATAPLL
32.768 KHz OSC
HPLL MPLL
FSB
Calistoga
DMI
ICH7-M
RTC Clock
32.768 KHz
BSEL
GMCH
2
333/266/200 MHz
333/266/200 MHz
333/266/200 MHz
333/266/200 MHz
AUD3_BCLK
MDC3_BCLK
CLK1_MCLK0/0*
CLK1_MCLK1/1*
CLK1_MCLK3/3*
CLK1_MCLK2/2*
MCLK2/2* & MCLK3/3* swapped for ease of routing.
EXP3_CLKREQ*
MPCIE3_CLKREQ*
100 MHz
HD 24 MHz
HD Audio
MDC
667/533/400 MHz
100 MHz
100 MHz
100 MHz
EXPRESS CARD
MINI PCIE CARD GIGA LAN GIGA on DOCK
1
D
SODIMM #0
SODIMM #1
C
OPTION
B
A
PCI_STP*
14.318 MHz
4
14 MHz
OSC
33 MHz
Buffer
Page 8
Confidential
33 MHz CLK3_PCLKFWH
CLK3_PCLKLAN
33 MHz CLK3_PCLKMICOM
CLK3_DBGLPC
FWH
LAN
MICOM DEBUG
3
OPTION
10 MHz
A
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
2
ZHENG, ROKY
3/15/2007
TITLE
SR
1.0
SHANGHAI

CLOCK DIAGRAM

March 15, 2007 10:33:33 AM
1
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
PAGE OF
546
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION
D
PCI Devices
Devices
LAN G USB
Hub to PCI LPC bridge/IDE/AC97/SMBUS Internal MAC AC Link
Voltage Rails
CPU_CORE VCCP_CORE
C
P1.2V
P1.5V P1.8V P0.9V P5.0V P3.3V P2.5V_LAN
P1.8V_AUX P5.0V_AUX
P3.3V_AUX P12.0V_ALWS
P5.0V_ALWS P3.3V_MICOM P1.2V_ALWS
VDC
2
I C / SMB Address
Devices SB600
B
EMC6N300(CPU Thermal Sensor) SODIMM0 SODIMM1 ICS95411 (Clock Generator)
USB PORT Assign
PORT NUMBER
0
1,2
3
4
5
6
7
System Power States
A
CHP3_SLPS1* S1, Powered-On-Suspend(POS) : In this state, all clocks(except the 32.768KHz clock) are stopped.
CHP3_SLPS3* S3, Suspend-To-RAM(STR) : The system context is maintained in system DRAM, but power is shut off to non-critical circuits. CHP3_SLP4S* S4, Suspend-To-Disk(STD) : The Context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume. CHP3_SLPS5* S5, Soft Off(SOFF) : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.
IDSEL#
AD21 AD30(internal)
AD31(internal) AD31(internal) AD31(internal)
-
CPU CPU RS600 SB600 RS600 SB600
CPU EXPCARD RS600 DDR2 FAN THERMAL CRT SB600 AU6366 MINIPCI ALC262 HDD ODD MICOM USB TOUCH-PAD CPU_CORE SYSTEM POWER RTL8100
DDR2 P1.8V RS600 THERMAL LCD P1.2V P5.0V
REQ/GNT#
1
-
-
-
-
-
MDC MICOM MINIPCI EXP-CARD SB600 THERMAL P1.5V P3.3V P1,8V
P3.3V DDR2-PWR THERMAL SB600 MICOM LED P1.8V_ALWS SB600,P1.2V
Primary DC system power supply (7 to 21V)
Address Master
1001 110X 1010 0000 1010 001X 1101 001x
Hex
­9Ch A0h A2h D2h
ASSIGNED TO SYSTEM PORT A
SYSTEM PORT B DMB
EXPRESS CARD 4 IN 1 CARD BT
MINICARD
The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other criticial subsystems.
Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for either Deep Sleep or Deeper Sleep.
In Deeper Sleep, CPU voltage reduced in this state to reduce the leakage power. Memory is retained, and refreshes continue. All clocks stop except RTC clock.
Externally appears same as S5, but may have different wake events.
Interrupts
-
-
-
-
-
-
-
Bus
Samsung
SMBUS Master Thermal Sensor
-
­Clock, Unused Clock Output Disable
Confidential
3
2
Crystal / Oscillator
TYPE Crystal
Crystal Crystal Crystal
FREQUENCY
32.768KHz 10MHz
14.318MHz 12MHz 25MHzCrystal
CPU Core Voltage Table
Active Mode
VID(6:0)
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0
0
0
0 00
0
00
0
0
0 0
0
0
0 0
0 0
0
0
0
0
01 0
0
0
0
0
0
0
0
0 1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
DPRSLPVR DPRSTP* PSI2*
2
0
0
0
0
0
011.4875 V 0 0
101.4625 V
0
01
0
0
1 1.4375 V
1
01
1
1
111.4125 V
0
0
0
1
011.3875 V
0
1
0
1
1
0 1
001.3500 V
1
1
1
0 1
1
1 1
1
1 1.3125 V 0
0
0
0
0
0
0
0
1 1
0
0
0 1.2500 V
1
0
0
0
1
0
1
1 1
1
0
1 0
0
1
0
0
1
0
1
1 1
1
0 1
1
0 0
1
1
1
1
1
1
1
1 0
0
0
0
0
0
0
0
1
0
1
0 1
0
0
1
0
0
1
0
1 1
1
1
1
0
Active 0 1 0 or 1
DRAW
CHECK
APPROVAL
MODULE CODE
0 1
0 1 0 1
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Voltage
1.5000 V
1.4750 V
1.4500 V
1.4250 V
1.4000 V
1.3750 V
1.3625 V
1.3375 V
1.3250 V
1.3000 V
1.2875 V
1.2750 V
1.2625 V
1.2375 V
1.2250 V
1.2125 V
1.2000 V
1.1875 V
1.1750 V
1.1625 V
1.1500 V
1.1375 V
1.1250 V
1.1125 V
1.1000 V
1.0875 V
1.0750 V
1.0625 V
1.0500 V
1.0375 V
1.0250 V
1.0125 V
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
DEVICE SB600
MICOM CLOCK-Generator AU6366 LAN
IMVP-6
Active/Deeper Sleep Dual Mode Region
VID(6:0)
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
1
0
0
1
0
1
0
1
0
1
0
0
1
1
0
0
1
1
0
1
1
0
0
0
1
1
0
0
1
1
0
0
1
1 1
0
1
1
0
1
1
1
0
1
10
1
0
1
1
0
1
1
1
0
1
1
1
0
1
1
1
1
1
0
1
1
0
1
0
0
1
0
0
1
0
0
0
1
0
0
0
1
0
0
1
0
0
0
0
1
0
0
1
0
0
0
0
1
1
1
0
1
0
000
1
1
0
0
1
1 1
0
0
1
1
0
0
1
1
0
0
1 1
1
0
0
0
1
011
1
DPRSLPVR DPRSTP* PSI2*
DATE
3/15/2007
DEV. STEP
REV
LAST EDIT
USAGE Real Time Clock
HD64F2110B ICS95461 4 IN 1 CARD LOM
0
0
0
0 0.9875 V
1
0
0
10 1
1
0 1
00 0
1
1 0.9375 V
0
1
1
1
1
1
1 0.9125 V
1
0
0
0
1
0
0 0.8875 V 0
1
1
0 1
0
0
1
1
0 1
1
0 1
1
1 0.8125 V
0
0
01
0
1
0
1
0
1
0
1
0
0
1 1
1
0
0
1
1
1
1
1
1
1 0
0
0
0
0
1
100
0
0 1
1
0
0
1
0
0
1
1
1
0
1
1
1
1 0
0
0
0
1
0
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
1
1
0
0
0000
0
Deeper Slp 1 0 0 or 1
TITLE
SR
1.0
1
Deeper Sleep/Extended Deeper Sleep Dual Mode Region
Voltage
VID(6:0)
1
1.0000 V
0.9750 V
0.9625 V
0.9500 V
0.9250 V
0.9000 V
0.8750 V
0.8625 V
0.8500 V
0.8375 V
0.8250 V
0.8000 V
0.7875 V
0.7750 V
0.7625 V
0.7500 V
0.7375 V
0.7250 V
0.7125 V
0.7000 V
0.6875 V
0.6750 V
0.6625 V
0.6500 V
0.6375 V
0.6250 V
0.6125 V
0.6000 V 1
0.5875 V
0.5750 V
0.5625 V 0
0.5500 V
0.5375 V
0.5250 V
0.5125 V
0.5000 V
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1 1 1
1 1
1 1
1 1
1 1
1 1
1 1
1 1 1
1 1 1 1 1
1 1
1
1
1 1
1 1
1
1
1
1
1
1
1 1
1 1
1
1 1
1 1
1
1
1 1
1
1
1 1
1
1
1
*"1111111" : 0V power good asserted.
*Yonah Processor (2.33 GHz / 800 MHz : TBD)
SHANGHAI

ANNOTATIONS

March 15, 2007 10:33:33 AM
14
0
1 1
0 0
1
0
1 1
0
1
0
1
0 1
1
1
1
1 1
1 1
1 1
1
1
1 1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1 1
0
1
0
1
0
1
1
0 0
1 1
0 0
1
0
1
0
1
0 0
1 1
1
1
1
1
1
1
1 1
1 1
1
1
1 1
1
0
0 0
1 1 0
1 1
0
1
1
1
1
0
0 0
0
1 1
0 1
0 0
1
10
1 1
1
0
0 0
0
1
01
1
0
0
1 1
0
1
1
1
1 0
0 0
0
01
1 1
0 11
0 0
11
1
11 1
1 0
0
0
0
1
0
1
0 1
0
1
1
1
1
1
0
1
0 0
0 1
0
1
0 1
0 0
1
1
1 1
1
SAMSUNG
PART NO.
PAGE
Voltage
0.4875 V
1 0
0.4750 V
0.4625 V0
1
0.4500 V
0
0.4375 V
1
0.4250 V
0
0.4125 V
1 00
0.4000 V
0.3875 V0
1
0.3750 V1
0 110
0.3625 V
0.3500 V
0
0.3375 V
1
0.3250 V
0.3125 V
1 0
0.3000 V
0.2875 V
1
0.2750 V
0
0.2625 V
1
0.2500 V
0 1
0.2375 V
0.2250 V
0 1
0.2125 V
0
1
0.2000 V
1
0.1875 V
0
0.1750 V
1
0.1625 V
0
0.1500 V
0.1375 V
1 0
0.1250 V
0.1125 V
1 0
0.1000 V
0.0875 V
0.0750 V
0 1
0.0625 V
0
0.0500 V
1
0.0375 V
0
0.0250 V
1
0.0125 V
0
0.0000 V
0.0000 V
1
0.0000 V
0 1
0.0000 V
0.0000 V
0
0.0000 V
1
0.0000 V
0
0.0000 V
1
ELECTRONICS
BA41-00774A/00732A
OF
D
C
B
A
547
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
FSA
BSEL0
CPU
D
0 0 0 0
1 1 1
4
FSC
FSB
BSEL2
BSEL1
0
0 011 1
0 1
1 01
0 0
1
0
1 166 MHz 1 RSVD
CLK3_USB48 CPU1_BSEL0
C
CPU1_BSEL1 CPU1_BSEL2
CHP3_CPUSTP#
CHP3_PCISTP#
KBC3_CLKPWRGD#
CLK3_SMBCLK
CLK3_SMBDATA
CLK3_PCLKICH
CLK3_PCLKLAN
CLK3_PCLKMICOM
CLK3_DBGLPC
CLK3_ICH14
CLK1_DREFCLK
CLK1_DREFCLK#
CLK3_27M
B
CLK3_27M_SS
Y1
14.31818MHz
1
2
C798
0.033nF
Place 14.318MHz within 500mils of Clock chip
C799
0.033nF
EMI502
EMI
A
CONTACT-PLATE-EMI
NO_STUFF
HOST CLK
266 MHz 333 MHz 200 MHz 400 MHz 133 MHz 100 MHz
C807
20-B?
13-A39-B4
9-B4 13-A3
13-A39-B4
20-C? 20-C?
51-C4 17-B2 19-?317-B4
17-B4 19-?317-B2
20-C?
NO_STUFF
NO_STUFF
C808 C809
41-C3
41-C3 23-A4 20-C?
13-C4 13-C4 24-A1 24-A1
NO_STUFF
NO_STUFF
C811
0.01nF
0.5pF
NO_STUFF
0.01nF
0.01nF
0.01nF
C810
0.01nF
0.5pF
0.5pF
0.5pF
0.5pF
1%49.9
R80
1%49.9
R102
R85 R81 R93
R86
R84
R90 R91
R92 R94
R82
R109 R598
R599
GM_model
GM_model
PM_model
PM_model
33
1%
2K
1%
1%10K
1%
100
33
1%
1%33
12.1 1% 1%12.1
33 1%
33
1%
33
1% 1%
33
1%33
NO_STUFF
NO_STUFF
EMI500
EMI
CONTACT-PLATE-EMI
EMI501
EMI
CONTACT-PLATE-EMI
33 33 1%
33 1%
10K 10K
0
10K 10K
0
33 1%
33
33 1% 33
33 1%
33 1% 33
33 1%
33 1%
2
B501
MMZ1608S121AT
2.2
R97
1%49.9
R142
C812
49.9 1%
R114
PM_model
PM_model
3/15/2007
MMZ1608S121AT
R123
10000nF
6.3V
1%
1%49.9
1%
49.9
49.9
R106
R105
R104
SR
1.0
2.2
R95
C107
100nF
1%
1%33
1% 1%
1% 1%
1%33
PM_model
PM_model
1% 1%33
1%
1%33
1%
1%33
1%33
1%49.9
1%
1%
49.9
49.9
49.9 1%
R148
R149
R103
R101
DRAW
CHECK
APPROVAL
MODULE CODE
2
R87
C106
10000nF
6.3V
1%
1%
49.9
49.9
49.9 1%
R146
R147
R145
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
2.2
1%49.9
R144
C564
100nF
DATE
DEV. STEP
REV
LAST EDIT
1%
49.9
R143
2.2
1%49.9
49.9 1%
R129
R128
TITLE
B9
1%
1%49.9
49.9
R98
R127
SHANGHAI

CLOCK

March 15, 2007 10:33:33 AM
3
100nF
C562
VDDREF
VDD48
VDDA
CPU0*
CPU1*
CLKREQ1* CLKREQ2* CLKREQ3* CLKREQ4* CLKREQ5* CLKREQ6* CLKREQ7* CLKREQ8* CLKREQ9*
SRC_1
SRC_1*
SRC_2
SRC_2*
SRC_3
SRC_3*
SRC_4
SRC_4*
SRC_5
SRC_5*
SRC_6
SRC_6*
SRC_7
SRC_7*
SRC_8
SRC_8*
SRC_9
SRC_9*
P3.3V
C821 C820
100nF
100nF
C797
CPU0
CPU1
100nF
C563
10V
18 40 7
14 13
11 10
6 5
46 26 28 57 29 62 38 71 72
50 51
52 53
55 56
58 59
60 61
63 64
66 67
70 69
3 2
47 48
100nF
C819
100nF
R601 R605
R602 R603
R584 R606
R96 R126
R124 R125
R112 R111
R107 R113
R115 R116
R117 R118
R119 R120
R122 R121
R110 R108
100nF
C109
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
GM_model
GM_model
C818
100nF
100nF
100nF
100nF
100nF
SILEGO : SLG84452
1%10K
R89
10K 1%
R583
PM_model
Samsung
475
10K 1%
10K 1%
R607
R83
R88
GM_model
12 30 36 49 54 65
41 45 23
24 25
39 16
17 37 34 33 32 27 22
43 44
19 20
15
1%
21 31 35 42 68
73
ICS954305D
VDDCPU VDDPCI_1 VDDPCI_2 VDDSRC_1 VDDSRC_2 VDDSRC_3
1
VDDSRC_4 48M_FSA
FSB_TEST_MODE REF0_FSC_TEST_SEL
CPU_STP* PCI_STP*
VTT_PWRGD*_PD SMB_CLK
SMB_DATA PCIF0_ITP_SEL PCI4_FCTSEL1 PCI3 PCI2 PCI1 REF1
DOT96T_27M_NONSPREAD DOT96T*_27M_SPREAD
XOUT XIN
9
IREF
8
VSSA VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6
4
VSS_7 THERMAL
Confidential
C118
U8
SRC_0_LCD96M_LCD100M
SRC_0*_LCD96M*_LCD100M*
CK-410M+
w/ CLKREQ w/ SS Clock
C108
C589
C561
CPU2_ITP_SRC_10
CPU2*_ITP_SRC_10*
ICS954305 SLG8LP455 CY28447
1
P3.3V
B11
MMZ1608S121AT
9-C4
CLK0_HCLK0
9-C4
CLK0_HCLK0#
12-B2
CLK0_HCLK1
12-B2
CLK0_HCLK1#
13-C4
MCH3_CLKREQ#
37-D4
MINIPCIE3_CLKREQ#
20-A?
CHP3_SATACLKREQ#
37-D4
EXP3_CLKREQ#
CLK1_PCIEICH
20-B?
CLK1_PCIEICH#
20-B?
CLK1_PCIEGFX
24-B4
CLK1_PCIEGFX#
24-B4
CLK1_MCH3GPLL
13-C4
CLK1_MCH3GPLL#
13-C4
CLK1_MINIPCIE
37-C4
CLK1_MINIPCIE#
37-D4
CLK1_SATA
37-C4
CLK1_SATA#
37-D4
CLK1_EXPCARD
37-C4
CLK1_EXPCARD#
37-D4
CLK1_DREFSSCLK
13-C4
CLK1_DREFSSCLK#
13-C4
Place Termination close to CK-410M
SAMSUNG
PART NO.
BA41-00774A/00732A
PAGE
14 3
D
C
B
A
ELECTRONICS
854
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2
1
VCCP_CORE
D D
J504-1
CPU1_A#(16:3)
CPU1_ADSTB0#
CPU1_REQ#(4:0)
C C
CPU1_A#(31:17)
CPU1_ADSTB1#
13-D3
13-D3 13-D3
13-D3
13-C3
16 15 14 13 12 11 10 9 8 7 6 5 4 3
4 3 2 1 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
YONAH2M-SOCKET
R1
A16*
P1
A15*
P4
A14*
L1
A13*
P2
A12*
P5
A11*
N3
A10*
J1
A9*
N2
A8*
M1
A7*
K5
A6*
M3
A5*
L4
A4*
J4
A3*
L2
ADSTB0*
L5
REQ4*
J3
REQ3*
K2
REQ2*
H2
REQ1*
K3
REQ0*
Y1
A31*
W2
A30*
Y4
A29*
W5
A28*
W3
A27*
T3
A26*
T5
A25*
R4
A24*
U2
A23*
Y5
A22*
U4
A21*
W6
A20*
R3
A19*
U5
A18*
Y2
A17*
V4
ADSTB1*
1 / 4
ADS* BNR*
BPRI*
BR0*
DBSY*
DEFER*
DRDY*
HITM* IERR*
INIT* LOCK* TRDY*
RESET*
RS2*
RS1*
RS0*
A20M* FERR*
IGNNE*
LINT0 LINT1
SMI*
STPCLK*
HIT*
56.2
R59
H1 E2
54-D2 13-C3
54-B3
G5
54-D2 13-B3
F1
E1
54-C255-D4 13-C3
H5 F21
54-C2 13-C3
G6
54-B3 13-B3
E4
54-C2
D20
20-A354-C2 10-A2
B3 H4
54-C2 13-C354-C2 13-C3
G2
B1
55-B4 13-B3
54-B3 13-B3
G3
54-B3 13-B3
F4
54-B3 13-B3
F3
54-A2 20-A3 10-A2
A6 A5
55-D4
20-A3 10-A2
54-C2 20-A3 10-A2
C4
54-B3 20-A3 10-A2
C6
54-C4 20-A3 10-A2
B4 A3
55-D3 20-A3 10-A254-B3 20-A3 10-A2
D5
13-C354-B3
13-C3
13-C3
13-B3
CPU1_ADS# CPU1_BNR# CPU1_BPRI# CPU1_BREQ#
CPU1_DBSY# CPU1_DEFER# CPU1_DRDY#
CPU1_HIT# CPU1_HITM#
CPU1_INIT# CPU1_LOCK# CPU1_TRDY#
CPU1_CPURST# CPU1_RS2# CPU1_RS1# CPU1_RS0#
CPU1_A20M# CPU1_FERR# CPU1_IGNNE#
CPU1_INTR CPU1_NMI CPU1_SMI# CPU1_STPCLK#
CPU1_D#(15:0)
CPU1_DBI0# CPU1_DSTBN0# CPU1_DSTBP0#
CPU1_D#(31:16)
CPU1_DBI1# CPU1_DSTBN1# CPU1_DSTBP1#
13-D1
13-D1 13-D1 13-D1
13-D1
13-C1 13-C1 13-C1
J504-2
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
YONAH2M-SOCKET
H25
D15*
K22
D14*
F26
D13*
H26
D12*
J23
D11*
J24
D10*
G24
D9*
K24
D8*
E23
D7*
E25
D6*
G25
D5*
F23
D4*
H22
D3*
E26
D2*
F24
D1*
E22
D0*
J26
DINV0*
H23
DSTBN0*
G22
DSTBP0*
N24
D31*
T25
D30*
L26
D29*
R24
D28*
T24
D27*
P23
D26*
P22
D25*
P25
D24*
M23
D23*
L23
D22*
L22
D21*
L25
D20*
R23
D19*
P26
D18*
K25
D17*
N22
D16*
M26
DINV1*
M24
DSTBN1*
N25
DSTBP1*
2 / 4
D47* D46* D45* D44* D43* D42* D41* D40* D39* D38* D37* D36* D35* D34* D33* D32*
DINV2* DSTBN2* DSTBP2*
D63* D62* D61* D60* D59* D58* D57* D56* D55* D54* D53* D52* D51* D50* D49* D48*
DINV3* DSTBN3* DSTBP3*
AA24 AC26 Y22 Y26 AA26 Y23 W22 AB25 U22 U25 U23 W25 V26 V24 AB24 AA23 V23 W24 Y25
AF26 AF22 AF25 AE25 AD21 AE21 AD24 AF23 AE22 AD20 AC25 AB21 AA21 AB22 AC23 AC22 AC20 AD23 AE24
47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48
13-D1
13-B1 13-B1 13-B1
13-D1
13-A1 13-A1 13-A1
CPU1_D#(47:32)
CPU1_DBI2# CPU1_DSTBN2# CPU1_DSTBP2#
CPU1_D#(63:48)
CPU1_DBI3# CPU1_DSTBN3# CPU1_DSTBP3#
B B
MT3
RMNT-38-70-1P
Samsung
MT4
RMNT-38-70-1P
MT7
RMNT-38-70-1P
MT6
RMNT-38-70-1P
M5 HEAD DIA LENGTH
M2 HEAD DIA LENGTH
M1 HEAD DIA LENGTH
M4 HEAD DIA LENGTH
Confidential
A A
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

MEROM(1/3)

March 15, 2007 10:33:33 AM
1
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
PAGE OF
549
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4
3
2
ZHENG, ROKY
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
3
2
1
D
GTLREF : Keep the Voltage divider within 0.5"
C
of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.
VCCP_CORE
R15
1K
R14
2K
COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm) trace shorter than 1/2" to their respective Banias socket pins.
B
CLK0_HCLK0
CLK0_HCLK0#
CPU1_SLP#
CPU1_DPSLP#
CPU1_DPRSTP#
CPU1_DPWR#
CPU1_PWRGDCPU
CPU1_PSI#
CPU1_VID(6:0)
VCCP_CORE
CPU2_THERMDA CPU2_THERMDC
CPU1_THRMTRIP#
CPU1_BSEL2 CPU1_BSEL1 CPU1_BSEL0
54.9
27.4
54.9
27.4
CPU1_VCCSENSE CPU1_VSSSENSE
NO_STUFF
R60
56
10-D4 14-A3
14-A3
R43 R42 R546 R545
47-B4
49.9
1K
R62
R61
CPU Core Voltage Table
J504-3 YONAH2M-SOCKET
A22
BCLK0
A21
BCLK1
D7
SLP*
B5
DPSLP*
E5
DPRSTP*
D24
DPWR*
D6
PWRGOOD
AE6
PSI*
6
AE2
VID6
5
AF2
VID5
4
AE3
VID4
3
AF4
VID3
2
AE5
VID2
1
AF5
VID1
0
AD6
VID0
D21
PROCHOT*
A24
THERMDA
A25
THERMDC
C7
THERMTRIP*
20-?1
C21
BSEL2
B23
BSEL1
14-A310-D4
B22
BSEL0
AD26
GTLREF
V1
COMP3
U1
COMP2
U26
COMP1
R26
COMP0
AF7
VCCSENSE
AE7
VSSSENSE
47-B4
C26
TEST1
D25
TEST2
D2
RSVD1
F6
Samsung
RSVD2
D3
RSVD3
C1
RSVD4
AF1
RSVD5
D22
RSVD6
3 / 4
VCCA
VCCP1 VCCP2 VCCP3 VCCP4 VCCP5 VCCP6 VCCP7 VCCP8
VCCP9 VCCP10 VCCP11 VCCP12 VCCP13 VCCP14 VCCP15 VCCP16
PREQ*
PRDY* BPM3* BPM2* BPM1* BPM0*
TCK TDO
TMS
TRST*
DBR*
RSVD7
RSVD8
RSVD9 RSVD10 RSVD11 RSVD12 RSVD13 RSVD14 RSVD15 RSVD16 RSVD17 RSVD18 RSVD19 RSVD20
B26 K6
J6 M6 N6 T6 R6 K21 J21 M21 N21 T21 R21 V21 W21 V6 G21
AC1 AC2 AC4 AD1 AD3 AD4
AC5 AA6
TDI
AB3 AB5 AB6 C20
C23 C24 AA1 AA4 AB2 AA3 M4 N5 T2 V3 B2 C3 T22 B25
C105
10nF
P1.5V
C74
10000nF
VCCP_CORE
CPU1_TCK CPU1_TDI
CPU1_TMS CPU1_TRST# ITP3_SYSRST#
Active Mode
VID(6:0)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
00
0
0
0
0
0
0
0
0
0
001
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0 1
0
1
0 0
1
0
1 1
0 0
1
0
1 1
1
0
DPRSLPVR DPRSTP* PSI2*
0
0
0
0 0
0
0
0
0
0
1
0 0
1
0
0 1
0
0
0 0
1
0
0
1
1
0
0
1
1
1
0
0
0
0
1
0
1
0
0
000
1
1
1
0
0
1
0
0
1
1
0
0
1
1
0
1
1
1
0
1
1
1
0
0
0
1
0
0
0
1
1
0
0
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
1
1
1
1
0
1
1
1
0
0
1
1
1
0
0
1
1
0
1
1
1
0
1
1
1
0
1
1
1
0
1
1
1
1
1
1
1
1
1
0
0
0
0 0
0
0
0
0
0
0
1 1
0
0 0
0
1
0
1
0
0
0
0
1
0
1
1
0
0
1
1
1
Active 0 1 0 or 1
Voltage
0
1.5000 V
1.4875 V
1 0
1.4750 V
1
1.4625 V
0
1.4500 V
1.4375 V
1
1.4250 V
0
1.4125 V
1
1
1.4000 V
0 1
1.3875 V
0
1.3750 V
1.3625 V
1
1.3500 V
0
101.3375 V
1.3250 V
0 1
1.3125 V
0
1.3000 V
1.2875 V
1
1.2750 V
0
1.2625 V
1 0
1.2500 V
1.2375 V
1 0
1.2250 V
1.2125 V 0
1
1
1.2000 V
0
1.1875 V
1
1.1750 V
0
1.1625 V
1 0
1.1500 V
1
1.1375 V
0
1.1250 V
1
1.1125 V
1.1000 V
1
1.0875 V
0
1.0750 V
1
1.0625 V
0
1.0500 V
1
1.0375 V
0
1.0250 V
1
1.0125 V
D
IMVP-6
Active/Deeper Sleep Dual Mode Region
VID(6:0)
0
1
0
1
0
1
0
1
0
1 1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
1
0 0
11
0
1
0
1
0
1
0
1
0
0
1
0
1
1
DPRSLPVR DPRSTP* PSI2*
0
0 0 0 0 0 0 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0
0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
1 0
0
Deeper Slp 1 0 0 or 1
0
0
0
1
1
0 1
1 0
0
0
1 0
1 1
1
1
1 0
0
1
0
0
1 1
1
0
0
0
1
1
0
1
1
0
0 1
0 1
0
1
1
010.7500 V
0
0
1
1
0 1
1
1
1 0
0 1
000.6875 V 0
1
1
1
0
0
1
010.6375 V 0
100.6250 V 1
110.6125 V 0
0
1
0 1
0 1
1 0
0 1
0
0
1
1
1
1 0
0
0
Deeper Sleep/Extended Deeper Sleep Dual Mode Region
Voltage
VID(6:0)
1
1.0000 V
0.9875 V
0.9750 V
0.9625 V
0.9500 V
0.9375 V
0.9250 V
0.9125 V
0.9000 V
0.8875 V
0.8750 V
0.8625 V
0.8500 V
0.8375 V
0.8250 V
0.8125 V
0.8000 V
0.7875 V
0.7750 V
0.7625 V
0.7375 V
0.7250 V
0.7125 V
0.7000 V
0.6750 V
0.6625 V
0.6500 V
0.6000 V
0.5875 V1
0.5750 V
0.5625 V
0.5500 V
0.5375 V
0.5250 V
0.5125 V
0.5000 V
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1 11 1
1
1
1 1
1
1
1
1
1
1 1
1 1
1 1 1
1
1
1
1
1
1
1
*"1111111" : 0V power good asserted.
Voltage
0.4875 V
1
0
0
0
1
0
0
1
0
1
0
1
0
1 1
0
1
0 1
1 1 1
1
1
1
1
1
1 1
1 1
1
0
0 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0 0
1
0
1
0
1
0
1
0 0
1 1
0 1
1
1
1 0.0000 V
1
1 1
111
1
1 1
1 1
1
1
1
0.4750 V
0
1
0.4625 V
1
1
0 1
0
0.4500 V
0
1
0
1
0.4375 V
0.4250 V
1
1
0
0.4125 V
1
1
1
0
0
0
0
0.4000 V
1
0.3875 V
0
0
0.3750 V
0
1
0
1
0.3625 V
0
1
1
0
0.3500 V
0
0
0.3375 V
1
1 1
0
0.3250 V
1 1
1
1
0.3125 V
0.3000 V
0
0
0 1
0.2875 V
0
0
0
0
1
0.2750 V
1
0.2625 V
0
1
0.2500 V
0
1
0
0
0.2375 V
1
1
0
1
1
0.2250 V
1
1
1
0.2125 V
0.2000 V
1
0
0
0
0.1875 V
1
0 0
1
0.1750 V
0
1
0.1625 V
1
0
0.1500 V
0
0
1
0
0.1375 V
1
1
1
1
0.1250 V
0 1
1
1
0.1125 V
0
0
0
0.1000 V
0
0
1
0.0875 V
0.0750 V
0
0
1 1
0.0625 V
0
1
0.0500 V
0
0
1
0
1
0.0375 V
1
0.0250 V
0
1
1
1
1
0.0125 V
1
1
0.0000 V
0
0
0 0
1
0
0
0.0000 V
1
0
1
0.0000 V
0
1
1
0.0000 V
0
0 0
0.0000 V
1
1 1
0.0000 V
1
0
0.0000 V
1
1
1
C
B
*Yonah Processor (2.33 GHz / 800 MHz : TBD)
Confidential
A
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

MEROM(2/3)

March 15, 2007 10:33:33 AM
1
SAMSUNG
PART NO.
BA41-00774A/00732A
PAGE
ELECTRONICS
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4
3
2
ZHENG, ROKY
A
5410
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
VCCP_CORE
R32
39.2
C
B B
CPU1_VCCSENSE
CPU1_VSSSENSE
R34
27.4
R35
150
R33
680
R13
10-B3 47-B4
R12
47-B410-B3
CPU_CORE
100
100
10-C254-C4 10-C254-C4
54-C4 10-C2
10-C254-C2
CPU1_TDI CPU1_TMS CPU1_TCK CPU1_TRST#
10000nFC519
10000nFC518
C520 10000nF
10000nFC72
10000nFC73
C66 10000nF
VCCP_CORE
10000nFC516
C517 10000nF
Samsung
10000nF
10000nF
C70
C71
C515 10000nF
C69 10000nF
EC10 330uF
2.5V AD
C514 10000nF
C68 10000nF
10000nFC513
10000nFC67
3
100nF
10000nFC43
10000nFC98
C42 10000nF
C97 10000nF
C51C52
10000nFC41
10000nFC104
C40 10000nF
10000nFC103
100nF100nF
C39 10000nF
10000nF
C102
10000nFC38
C101 10000nF
C54C53
C37 10000nF
10000nFC100
10000nFC36
C99 10000nF
2
A8
C8
E8
G26
K26
J25
M25
N26
T26
VSS135
VSS136
VSS137
VSS138
VSS139
AB20 AA20 AF20 AE20 AB18 AB17 AA18 AA17 AD18 AD17 AC18 AC17 AF18 AF17 AE18 AE17 AB15 AA15 AD15 AC15 AF15 AE15 AB14 AA13 AD14 AC13 AF14 AE13 AB12 AA12 AD12 AC12 AF12 AE12 AB10
AB9
AA10
AA9
AD10
AD9
AC10
AC9
AF10
AF9
AE10
AE9 AB7 AA7 AD7 AC7
VSS141
V25
R25
VSS140
VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50
VSS142
VSS143
H24
W26
VSS144
VSS145
K23
G23
VSS146
VSS147
L24
AB26
VSS1
AA25 AD25 AE26 AB23 AC24 AF24 AE23 AA22 AD22 AC21 AF21 AB19 AA19 AD19 AC19 AF19 AE19 AB16 AA16
C55C56
100nF
100nF100nF
AD16 AC16 AF16 AE16 AB13 AA14 AD13 AC14 AF13 AE14 AB11 AA11 AD11 AC11 AF11 AE11
AB8 AA8 AD8 AC8 AF8 AE8 AA5 AD5 AC6 AF6 AB4 AC3 AF3 AE4 AB1 AA2 AD2 AE1
B6 C5
E6 H6
CPU_CORE CPU_CORE
VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56
F5
VSS57 VSS58 VSS59
J5
VSS60
E11
B8
VSS130D8VSS131
VSS132F8VSS133
VSS134
VSS129
J504-4
YONAH2M-SOCKET
4 / 4
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
T23
P24
Y24
N23
U24
H21
W23
C11
F11
VSS127
VSS128
VSS154
VSS155
J22
M22
A11
D11
VSS125
VSS126
VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99
VCC100
VSS157
VSS156
L21
P21
E14
B11
VSS123
VSS124
VSS158
VSS159
V22
R22
F13
VSS121
VSS122
B20 A20 F20 E20 B18 B17 A18 A17 D18 D17 C18 C17 F18 F17 E18 E17 B15 A15 D15 C15 F15 E15 B14 A13 D14 C13 F14 E13 B12 A12 D12 C12 F12 E12 B10 B9 A10 A9 D10 D9 C10 C9 F10 F9 E10 E9 B7 A7 F7 E7
VSS160
VSS161
Y21
U21
VSS162
1
VSS120 VSS119 VSS118 VSS117 VSS116 VSS115 VSS114 VSS113 VSS112 VSS111 VSS110 VSS109 VSS108 VSS107 VSS106 VSS105 VSS104 VSS103 VSS102 VSS101 VSS100
VSS99 VSS98 VSS97 VSS96 VSS95 VSS94 VSS93 VSS92 VSS91 VSS90 VSS89 VSS88 VSS87 VSS86 VSS85 VSS84 VSS83 VSS82 VSS81 VSS80 VSS79 VSS78 VSS77 VSS76 VSS75 VSS74 VSS73 VSS72 VSS71 VSS70 VSS69 VSS68 VSS67 VSS66 VSS65 VSS64 VSS63 VSS62 VSS61
C14 D13 A14 B13 E16 F16 C16 D16 A16 B16 E19 F19 C19 D19 A19 B19 E21 F22 C22 B21 E24 D23 A23 B24 F25 C25 D26 A26 W1 V2 R2 T1 N1 M2 J2 K1 G1 F2 C2 D1 W4 Y3 U3 T4 N4 P3 L3 K4 G4 H3 E3 D4 A4 Y6 U6 V5 R5 P6 L6 M5
D
C
Confidential
A A
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4
3
2
ZHENG, ROKY
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

MEROM(3/3)

March 15, 2007 10:33:33 AM
1
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
PAGE OF
5411
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
KBC3_SBPWRGD CPU2_THERMDC
C
B
P3.3V_AUX
R548
100K
D
3
G
1
CHP3_SBTHRMTRIP#
S
2
KBC3_RSMRST#
KBC3_PWRSW#
SMB3_ALERT#
Q23
RHU002N06
36-C428-A423-D3
Place between NB and CPU
KBC5_CAL_THRM#
VCCP_CORE
R527
56
CPU1_THRMTRIP#
10-C3 55-B3
3
2
Refer To Thermal Sensor Layout Guidelines.
- Place the Thermal Sensor close to a remote diode.
CPU / RS600 Thermal Sensor
- Keep traces away from high voltage (+12V bus)
- Keep traces away from fast data buses and CRT signal.
- Use recommended trace widths and spacings (10mil)
- Place a ground plane under the traces.
- Use guard traces flanking DXP and DXN and connecting to GND
+3VSUS
VSET
VSS
P3.3V_AUX
4 22
1 2
17 18 19 20
15 16 24 3
36-D2
R515
R551
49.9
C530
100nF
100K
R520
43-B1 36-B2
100
P3.3V_AUX
P3.3V_AUX P3.3V_MICOM
R529
R530
10K
10K
36-C223-A4
41-C1 48-D3 55-D436-B1
12-B4
55-A3
0
R531
36-D136-C4
P5.0V_AUX
R48
2K
C59
2.2nF
R528
10K
D
3
S
2
23-D355-C2
Q506 RHU002N06
TH2
12
ERTJ1VG103FA
D
3
Q22 RHU002N06
G
1
S
2
CHP3_SBTHRMTRIP#
P5.0V
R1075
10K
Samsung
36-D4
55-A3
P3.3V_AUX
R526
2K
G
Confidential
1
U3 EMC6N300
10
+RTC_PWR3V
5
+3V_PWROK*
11
VSUS_PWRGD
21
POWER_SW*
6
THERMTRIP1*
7
THERMTRIP2*
8
THERMTRIP3*
13
SMBADDRSEL
14
HW_LOCK*12INTRUDER*
9
ATF_INT*
23
VCP
R47
0
PLACE THIS AT THE OPPSITE SIDE OF CPU
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
NO_STUFF
THDAT_SMB THCLK_SMB
REM_DIOD2_N REM_DIOD2_P REM_DIOD1_N REM_DIOD1_P
THERMTRIP_SIO
RESERVED
THERM_STP*
KBC3_FANCTRL
P3.3V_MICOM
R547
0
R549
R550
2.2K
2.2K
KBC3_THERM_SMDATA
36-C255-C2 10-C355-D3
13-B355-C3
KBC3_THERM_SMCLK
CPU2_THERMDA GFX3_THERMDN
GFX3_THERMDP
55-C2 36-A2
C44
55-D3 10-C3
2.2nF
55-C3 13-A3
C57
2.2nF
THERM_STP#
Please place this part between CPU & MCH
FAN Control Logic
P5.0V
D510
MBR0540
21
Q502 FDC653N
1
4
D1
S
2
D2
5
D3 D463G
Line Width = 20 mil
C510
10000nF
L500
10uH
P3.3V_AUX
C58
2.2nF
R45
30.1K
R44
30K
R46
10K
J503 HDR-2P-SMD
1 2
1
D
C
B
A
DRAW
ZHANG, ELLEN
CHECK
APPROVAL
MODULE CODE
4
3
2
ZHENG, ROKY
LEE, KEVIN
DATE
DEV. STEP
REV
LAST EDIT
3/15/2007
TITLE
SR
1.0
SHANGHAI

THERMAL & FAN

March 15, 2007 10:33:33 AM
1
SAMSUNG
PART NO.
BA41-00774A/00732A
12
PAGE
ELECTRONICS
A
54
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
VCCP_CORE
R135
221 1%
R136
100 1%
C
VCCP_CORE
R141
221 1%
R140
100 1%
B
M3 HEAD DIA LENGTH
M6 HEAD DIA LENGTH
A
4
CPU1_D#(63:0)
12-A4
MCH1_HXSWING
C120 100nF
12-A4
MCH1_HYSWING
C125 100nF
MCH1_HXSWING MCH1_HYSWING
M7 HEAD DIA LENGTH
VCCP_CORE
12-C4 12-C4
VCCP_CORE
270uF
XC1 330uF
2.5V OXI
Place on the edge Place in cavity
C124
220nF 16V
3
220nF 470nF 470nF
HD*_0 HD*_1 HD*_2 HD*_3 HD*_4 HD*_5 HD*_6 HD*_7 HD*_8 HD*_9 HD*_10 HD*_11 HD*_12 HD*_13 HD*_14 HD*_15 HD*_16 HD*_17 HD*_18 HD*_19 HD*_20 HD*_21 HD*_22 HD*_23 HD*_24 HD*_25 HD*_26 HD*_27 HD*_28 HD*_29 HD*_30 HD*_31 HD*_32 HD*_33 HD*_34 HD*_35 HD*_36 HD*_37 HD*_38 HD*_39 HD*_40 HD*_41 HD*_42 HD*_43 HD*_44 HD*_45 HD*_46 HD*_47 HD*_48 HD*_49 HD*_50 HD*_51 HD*_52 HD*_53 HD*_54 HD*_55 HD*_56 HD*_57 HD*_58 HD*_59 HD*_60 HD*_61 HD*_62 HD*_63
HXSCOMP HYSCOMP HXSWING HYSWING HXRCOMP HYRCOMP
A6
16V 16V 16V
AA12
VTT_1
AA13
VTT_2
VTT_3
AB1
VTT_4
AB12
VTT_5
AB13
VTT_6
AB14
AC13
VTT_7
VTT_8
AC14
VTT_9
AD13
VTT_10
L12
L13
L14
VTT_11D2VTT_12
VTT_13
M1
VTT_14
VTT_15
M10
M11
VTT_16
M12
VTT_17
M13
M14
VTT_19
VTT_20
VTT_21M2VTT_22M3VTT_23M4VTT_24M5VTT_25M6VTT_26M7VTT_27
VTT_18
U502-1
945PM
1 / 5
M8
M9
N1
N10
VTT_28
VTT_29
C121 C126 C135
8-D28-D18-C28-C1
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
Samsung
54 55 56 57 58 59 60 61 62 63
54.9
R138
54.9
R139
24.9
R137
24.9
R624
F1 J1
H1
J6
H3
K2 G1 G2
K9
K1
K7
J8 H4
J3
K11
G4
T10
W11
T3 U7 U9
U11
T11
W9
T1
T8
T4 W7 U5
T9 W6
T5
AB7 AA9
W4 W3
Y3
Y7 W5
Y10
AB8
W2
AA4 AA7 AA2 AA6
AA10
Y8
AA1 AB4
AC9 AB11 AC11
AB3
AC2
AD1
AD9
AC1
AD7
AC6
AB5 AD10
AD4
AC8
1%
E2
1%
U1
E4
W1
E1
1%
Y1
1%
Confidential
VTT_60R2VTT_61R3VTT_62R5VTT_63R6VTT_64R8VTT_65
VTT_66
VTT_67
VTT_68
T12
T13
T14
U12
U13
C139
4700nF 10V
C140
2200nF
VTT_45
VTT_46P2VTT_47P3VTT_48P4VTT_49
VTT_50P6VTT_51P7VTT_52P8VTT_53P9VTT_54R1VTT_55
VTT_56
VTT_57
VTT_58
VTT_40N9VTT_41
VTT_42
P1
P10
P11
VTT_43
VTT_44
P12
P5
P14
VTT_59
R10
R11
R12
R13
R14
3
N11
VTT_30
VTT_31
VTT_69
VTT_70
V12
N12
VTT_32
VTT_71
V13
N13
N14
VTT_33
VTT_72
V14
W12
2
VTT_34
VTT_35N3VTT_36N4VTT_37N5VTT_38N7VTT_39
VTT_73
VTT_74
VTT_75
VTT_76
VTT_77
Y12
Y13
W13
W14
2
VCCP_CORE
N8
HA*_3 HA*_4 HA*_5 HA*_6 HA*_7 HA*_8
HA*_9 HA*_10 HA*_11 HA*_12 HA*_13 HA*_14 HA*_15 HA*_16 HA*_17 HA*_18 HA*_19 HA*_20 HA*_21 HA*_22 HA*_23 HA*_24 HA*_25 HA*_26 HA*_27 HA*_28 HA*_29 HA*_30 HA*_31
HADS* HADSTB*_0 HADSTB*_1
HVREF_1 HVREF_2
HBNR*
HBPRI*
HBREQ0*
HCPURST*
HCLKN HCLKP
HDINV*_0 HDINV*_1 HDINV*_2 HDINV*_3
HDSTBN*_0 HDSTBN*_1 HDSTBN*_2 HDSTBN*_3
HDSTBP*_0 HDSTBP*_1 HDSTBP*_2 HDSTBP*_3
HREQ*_0 HREQ*_1 HREQ*_2 HREQ*_3 HREQ*_4
HRS*_0 HRS*_1 HRS*_2
HDBSY*
HDEFER*
HDRDY*
HHIT*
HHITM*
HLOCK*
HDPWR*
HCPUSLP*
HTRDY*
DRAW
CHECK
APPROVAL
MODULE CODE
H9 C9 E11 G11 F11 G12 F9 H11 J12 G14 D9 J14 H13 J15 F14 D12 A11 C11 A12 A13 E13 G13 F12 B12 B14 C12 A14 C14 D14
E8 B9 C13 J13 K13 C6 F6 C7 B7
AG1 AG2
J7 W8 U3 AB10
K4 T7 Y5 AC4
K3 T6 AA5 AC5
D8 G8 B8 F8 A8
B4 E6 D6
A7 C3 H8 D3 D4 B3
J9 E3 E7
0 1 2 3 4
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
8-D3 8-C4
8-B4
8-D3 8-D3 8-D3
7-C1 7-C1 8-C2
8-B2
8-C1
8-B1
8-C2
8-B2
8-C1
8-B1
8-C2
8-B2
8-C1
8-B1
8-C4
8-C3 8-C3 8-C3
8-C3 8-C3 8-C3 8-C3 8-C3 8-C3
9-C4 9-C4 8-C3
DATE
DEV. STEP
REV
LAST EDIT
8-C4
8-D4
CPU1_ADS# CPU1_ADSTB0# CPU1_ADSTB1#
CPU1_BNR# CPU1_BPRI# CPU1_BREQ#
CLK0_HCLK1# CLK0_HCLK1
CPU1_DBI0# CPU1_DBI1# CPU1_DBI2# CPU1_DBI3#
CPU1_DSTBN0# CPU1_DSTBN1# CPU1_DSTBN2# CPU1_DSTBN3#
CPU1_DSTBP0# CPU1_DSTBP1# CPU1_DSTBP2# CPU1_DSTBP3# CPU1_REQ#(4:0)
CPU1_RS0# CPU1_RS1# CPU1_RS2#
CPU1_DBSY# CPU1_DEFER# CPU1_DRDY# CPU1_HIT# CPU1_HITM# CPU1_LOCK#
CPU1_DPWR# CPU1_SLP# CPU1_TRDY#
TITLE
3/15/2007
SR
1.0
CPU1_A#(31:3)
1
CPU1_CPURST#
8-C3
C136
10nF
NO_STUFF
16V
SHANGHAI

CALISTOGA(1/5)

March 15, 2007 10:33:33 AM
1
VCCP_CORE
R163
100 1%
R1079
200 1%
PART NO.
PAGE
C137 100nF
SAMSUNG
ELECTRONICS
BA41-00774A/00732A
OF
D
C
B
A
5413
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
CRT DISABLE GUIDE(FOR PM)
4
Signal Recommendation
GMCH CORE GND GND GND GMCH CORE
CLK1_MCH3GPLL#
P3.3V
CLK1_DREFSSCLK#
CLK1_DREFSSCLK
R190
10K 1%
CPU1_THRMTRIP#
17-C317-C1
32-B2
32-B2
32-B2
1%
1%
1%150
150
150
R192
R189
R191
TVDAC_A : CVBS, Pb TVDAC_B : Y TVDAC_C : C, Pr
WHEN NOT USED(FOR PM) LEFT AS NO CONNECTION
MCH3_CLKREQ#
CLK1_MCH3GPLL
CLK1_DREFCLK#
CLK1_DREFCLK
KBC3_NBPWRGD
MCH3_BMBUSY#
CHP3_DPRSLPVR
MCH3_ICHSYNC#
VGA3_DDCCLK
VGA3_DDCDATA
VGA3_HSYNC
VGA3_VSYNC
MCH3_EXTTS0#
C
B
VCCA_CRTDAC VSSA_CRTDAC
VCC_SYNC HSYNC,VSYNC R,G,B PAIRS
VGA3_RED
VGA3_GREEN
VGA3_BLUE
A
4
PLT3_RST#
LCD1_ADATA0# LCD1_ADATA1# LCD1_ADATA2#
WHEN NOT USED(FOR PM) LEFT AS NO CONNECTION
7-B1
7-C1 7-B1
7-B4 7-B4 7-B1 7-B1
20-C?20-B?20-??
100
R222
11-A49-C4
19-?1
11-C4 20-B? 34-A4 41-C4 20-D?
51-C420-B?
20-B?
32-B2 32-B2 32-B2 32-B2
R197
P1.5V
LCD1_ADATA0 LCD1_ADATA1 LCD1_ADATA2
LCD1_ACLK#
LCD1_ACLK
LCD3_BKLTCTRL
P3.3V
R604
10K 1%
H32 AF33 AG33
A27
A26 C40 D41
AH34
1%
G6
AH33
G28
F25 H26
K28 C26
C25 G23 H23
A21
B21 C22
B22
E23 D23
J22
1%255
J29
K30
A16 C18
A19
J20
B16
B18
B19
33-?4
C37
33-?4
B35
33-?4
A37
A35
33-?4
B37
33-?4
B34
33-?4
A36
A34
33-?4
A33
33-?4
A32 G30
D30
F29 D28
F30 D29
F28 D27
E27
E26
P3.3V
LCD3_VDDEN
LCD3_BKLTEN
3
14
15
V38
W34
Y38
AA34
AB38
EXP_A_RXP_11
EXP_A_RXP_12
EXP_A_RXP_13
EXP_A_RXP_14
EXP_A_RXP_15
U502-2
945PM
2 / 5
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
J25
C15
H16
H15
G18
100nF
C631
F36
CFG_19
J26
K27
19
20
16-D2 16-C2
24-B4
PEG1_RXN(15:0) PEG1_RXP(15:0)
P1.5V
0
1
25
47
R230
24.9 1%
D40
D38
F34
G38
H34
J38
L34
CLK_REQ* GCLKN GCLKP D_REFCLKN D_REFCLKP D_REF_SSCLKN D_REF_SSCLKP
RSTIN* THERMTRIP* PWROK PM_BM_BUSY* PM_EXT_TS*_0 PM_EXT_TS*_1 ICH_SYNC*
CRT_DDC_CLK CRT_DDC_DATA CRT_HSYNC CRT_VSYNC CRT_RED CRT_RED* CRT_GREEN CRT_GREEN* CRT_BLUE CRT_BLUE* CRT_IREF
TV_DCONSEL1 TV_DCONSEL0 TVDAC_A TVDAC_B TVDAC_C TV_IREF TV_IRTNA TV_IRTNB TV_IRTNC
LADATAN_0 LADATAN_1 LADATAN_2 RSVD_1
LADATAP_0 LADATAP_1 LADATAP_2 RSVD_2
LA_CLKN LA_CLKP
LBDATAN_0 LBDATAN_1 LBDATAN_2 RSVD_3
LBDATAP_0 LBDATAP_1 LBDATAP_2 RSVD_4
LBCLKN LBCLKP
R221 R193
CLK
EXP_A_RXN_0
EXP_A_RXN_1
EXP_A_RXN_2
EXP_A_RXN_3
EXP_A_COMPI
EXP_A_COMPO
VGA PM
TV
Samsung
LVDS
Confidential
LVREFH
LVREFL
LBKLT_CTL
LBKLT_EN
LCTLA_CLK
LCTLB_DATA
LIBG
LVDD_EN
J30
F32
B38
C33
C32
D32
H30
33-?2 33-?2
33-?2
H29
10K
1% 1%
10K
1%
1.5K
R220
C35
6
98
N34
P38
R34
T38
M38
EXP_A_RXN_6
EXP_A_RXN_7
EXP_A_RXN_8
EXP_A_RXN_4
EXP_A_RXN_5
LDDC_CLK
LDDC_DATA
LVBG
G26
G25
11 3
1410
12
V34
W38
Y34
AA38
AB34
EXP_A_RXN_9
EXP_A_RXN_10
EXP_A_RXN_11
EXP_A_RXN_12
EXP_A_RXN_13
EXP_A_RXN_14
SDVOCTRL_CLK
SDVOCTRL_DATA
CFG_0
K16
H28
H27
0
1133
D34
F38
G34
AC38
EXP_A_RXP_0
EXP_A_RXP_1
EXP_A_RXP_2
EXP_A_RXN_15
CFG_1
CFG_2
CFG_3
CFG_4
CFG_5
J18
F18
F15
K18
E15
9-B4
24-C4
4
5
61312
M34
N38
H38
J34
L38
EXP_A_RXP_6
EXP_A_RXP_3
EXP_A_RXP_4
EXP_A_RXP_5
CFG_8
CFG_9
CFG_6
CFG_7
E16
E18
D16
D19
G16
10
16-D2
7-C49-B4 7-C4 7-C49-B4
33-?3 33-?3
1110
927
8
P34
R38
T34
EXP_A_RXP_7
EXP_A_RXP_8
EXP_A_RXP_9
EXP_A_RXP_10
PCIE GFX
CFG_10
CFG_11
CFG_12
CFG_13
K15
D15
G15
13
12
11
MCH3_CFG(5) CPU1_BSEL2 CPU1_BSEL1 CPU1_BSEL0
LCD3_EDID_D LCD3_EDID_C
3
24-C4
3150
1
57 11
4
2
100nFC638
100nFC642
100nF
100nF
C633
C640
C635 100nF
G40
H36
J40
L36
M40
EXP_A_TXN_0
EXP_A_TXN_1
EXP_A_TXN_2
EXP_A_TXN_3
EXP_A_TXN_4
RSVD_5
RSVD_6
CFG_20
A41
AF11
AG11
16-D2 16-C2
2
9
8
6
100nFC650
100nF
100nFC651
C648 100nF
C653 100nF
C645 100nF
C644
N36
P40
R36
T40
V36
W40
EXP_A_TXN_6
EXP_A_TXN_7
EXP_A_TXN_8
EXP_A_TXN_9
EXP_A_TXN_5
EXP_A_TXN_10
RSVD_10
RSVD_11
RSVD_12
RSVD_7F3RSVD_8F7RSVD_9
H7
J19
T32
R32
MCH3_CFG(20:19) MCH3_CFG(16) MCH3_CFG(13:9)
2
PEG1_TXP(15:0)PEG1_TXN(15:0)
24-D4
0
212
1
15 6
1310 14
14
100nFC661
100nFC657
100nFC634
100nFC630
C632 100nF
C656 100nF
C659 100nF
D36
F40
AA40
AB36
AC40
EXP_A_TXN_13
EXP_A_TXN_14
EXP_A_TXN_15
G36
EXP_A_TXP_0
EXP_A_TXP_1
Y36
EXP_A_TXN_11
EXP_A_TXN_12
5
3
7
100nFC637
100nFC641
C639 100nF
C636 100nF
H40
J36
L40
M36
EXP_A_TXP_2
EXP_A_TXP_3
EXP_A_TXP_4
EXP_A_TXP_5
EXP_A_TXP_6
98
11
10
100nFC649
100nFC646
C647 100nF
C643 100nF
T36
N40
P36
R40
EXP_A_TXP_7
EXP_A_TXP_8
EXP_A_TXP_9
EXP_A_TXP_10
NCRSVDCFG
RSVD_13
NC_5
NC_6
NC_7
NC_2A4NC_3
A40
NC_4
AW1
AW41
NC_8B2NC_9
NC_10
B41
AY1
BA1
AY41
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
NC_11
NC_12
BA2
NC_13
BA3
NC_14
BA39
DATEDRAW
DEV. STEP
REV
LAST EDIT
NC_15
BA40
NC_1
A3
A39
CHECK
APPROVAL
MODULE CODE
13124
15
100nFC660
100nFC654
C655 100nF
C658 100nF
C652 100nF
V40
W36
Y40
AA36
AB40
EXP_A_TXP_11
EXP_A_TXP_12
EXP_A_TXP_13
EXP_A_TXP_14
DMI_RXN_0 DMI_RXN_1 DMI_RXN_2 DMI_RXN_3
DMI_RXP_0 DMI_RXP_1 DMI_RXP_2 DMI_RXP_3
DMIDDR MUX
DMI_TXN_0 DMI_TXN_1 DMI_TXN_2 DMI_TXN_3
SM_RCOMPN SM_RCOMPP
SM_VREF_0
SM_VREF_1 SM_OCDCOMP_0 SM_OCDCOMP_1
NC_16C1NC_17
NC_18D1NC_19
C41
BA41
3/15/2007
SR
1.0
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model9PM_model
PM_model
PM_model
PM_modelPM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
PM_model
EXP_A_TXP_15
DMI_TXP_0 DMI_TXP_1 DMI_TXP_2 DMI_TXP_3
SM_CK*_0 SM_CK*_1 SM_CK*_2 SM_CK*_3
SM_CK_0 SM_CK_1 SM_CK_2 SM_CK_3
SM_CS*_0 SM_CS*_1 SM_CS*_2 SM_CS*_3
SM_CKE_0 SM_CKE_1 SM_CKE_2 SM_CKE_3
SM_ODT_0 SM_ODT_1 SM_ODT_2 SM_ODT_3
TITLE
AE35 AF39 AG35 AH39
AC35 AE39 AF35 AG39
AE37 AF41 AG37 AH41
AC37 AE41 AF37 AG41
AW35 AT1 AY7 AY40
AY35 AR1 AW7 AW40
AW13
18-D4 17-C4
AW12 AY21
18-D4 17-C2
AW21
18-D4 17-C2
AU20
18-C4
AT20 BA29 AY29
18-C4 17-C2
BA13
18-C4
BA12
18-C4 17-B4
AY20 AU21
AV9 AT9 AK1 AK41 AL20 AF10
SHANGHAI

CALISTOGA(2/5)

March 15, 2007 10:33:33 AM
20-C? 20-C? 20-B? 20-B?
20-C? 20-C? 20-B? 20-B? 20-C? 20-C? 20-C? 20-B?
20-C? 20-C? 20-C? 20-B?
17-C4 17-C4 17-C2 17-C2
17-C4 17-C4 17-C2 17-C2
17-C418-D4
17-C4 17-C418-C4 17-C218-C4
17-B4
17-B218-C4 17-B218-C4
1
DMI1_TXN0 DMI1_TXN1 DMI1_TXN2 DMI1_TXN3
DMI1_TXP0 DMI1_TXP1 DMI1_TXP2 DMI1_TXP3
DMI1_RXN0 DMI1_RXN1 DMI1_RXN2 DMI1_RXN3
DMI1_RXP0 DMI1_RXP1 DMI1_RXP2 DMI1_RXP3
CLK1_MCLK0# CLK1_MCLK1# CLK1_MCLK2# CLK1_MCLK3#
CLK1_MCLK0 CLK1_MCLK1 CLK1_MCLK2 CLK1_MCLK3
MEM1_CS0# MEM1_CS1# MEM1_CS2# MEM1_CS3#
MEM1_CKE0 MEM1_CKE1 MEM1_CKE2 MEM1_CKE3
MEM1_ODT0 MEM1_ODT1 MEM1_ODT2 MEM1_ODT3
MEM1_VREF
Route as short as possible
PAGE
1
P1.8V_AUX
R166
80.6 1%
R165
80.6 1%
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
14 54
OF
D
C
B
A
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
MEM1_ADQ(63:0)
17-C4 18-C4 17-C4 18-C4 17-C4
18-C4
17-B4
17-B4
17-B4
18-D317-D4
17-C4 18-C4 17-C4
18-C4
17-C4 18-C4
470nF 470nF
AU12 AV14 BA20
0
AJ33
1
AM35
2
AL26
3
AN22
4
AM14
5
AL9
6
AR3
7
AH4
0
AK32
1
AU33
2
AN27
3
AM21
4
AM12
5
AL8
6
AN3
7
AH5
0
AK33
1
AT33
2
AN28
3
AM22
4
AN12
5
AN8 AP3
7
AG5
0
AY16
1
AU14
2
AW16
3
BA16
4
BA17
5
AU16
6
AV17
7
AU17
8
AW17
9
AT16
10
AU13
11
AT17
12
AV20
13
AV12
AW14
AY13 AY14 AK23 AK24
16V 16V
MEM1_ADM(7:0)
C
MEM1_ADQS#(7:0)
MEM1_ADQS(7:0)
MEM1_AMA(13:0)
B
MEM1_ABS0 MEM1_ABS1 MEM1_ABS2
MEM1_ARAS# MEM1_ACAS#
MEM1_AWE#
C663 C129
A
4
17-D4
SA_BS_0 SA_BS_1 SA_BS_2
SA_DM_0 SA_DM_1 SA_DM_2 SA_DM_3 SA_DM_4 SA_DM_5 SA_DM_6 SA_DM_7
SA_DQS*_0 SA_DQS*_1 SA_DQS*_2 SA_DQS*_3 SA_DQS*_4 SA_DQS*_5 SA_DQS*_6 SA_DQS*_7
SA_DQS_0 SA_DQS_1 SA_DQS_2 SA_DQS_3 SA_DQS_4 SA_DQS_5 SA_DQS_6 SA_DQS_7
SA_MA_0 SA_MA_1 SA_MA_2 SA_MA_3 SA_MA_4 SA_MA_5 SA_MA_6 SA_MA_7 SA_MA_8 SA_MA_9 SA_MA_10 SA_MA_11 SA_MA_12 SA_MA_13
SA_RAS* SA_CAS* SA_WE* SA_RCVENIN* SA_RCVENOUT*
3
8
2 4525513
6
1
AJ32
AH31
AN35
AP33
AK35
AM33
AJ36
AM31
AJ35
AJ34
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_5
SA_DQ_3
SA_DQ_4
SA_DQ_2
SA_DQ_0
SA_DQ_1
11
10
12 4115 17
AR31
AP31
SA_DQ_9
SA_DQ_10
SA_DQ_11
AN38
AM36
AM34
SA_DQ_12
SA_DQ_13
16 593919
AN33
AK26
SA_DQ_14
SA_DQ_15
SYSTEM MEMORY A
AG12
AH12
AH13
VCCSM_1
VCCSM_2
VCCSM_3
AH16
AH17
AH24
VCCSM_4
VCCSM_5
AH26
AH27
AH25
VCCSM_8
VCCSM_7
VCCSM_6
AH28
VCCSM_9
18
20
AL27
AM26
AN24
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
AH29
AJ1
AJ12
VCCSM_10
VCCSM_11
VCCSM_12
VCCSM_13
21
AK28
AL28
SA_DQ_20
AJ13
AJ14
VCCSM_14
23
24
AM24
AP26
AP23
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
AJ15
AJ16
AJ17
VCCSM_15
VCCSM_16
VCCSM_17
VCCSM_18
28
277
26 5529
AN20
AL22
AP21
SA_DQ_27
SA_DQ_25
SA_DQ_26
AJ19
AJ22
AJ18
VCCSM_20
VCCSM_21
VCCSM_19
309 53330
AL23
AP24
AP20
SA_DQ_28
SA_DQ_29
AJ23
AJ24
AJ25
VCCSM_22
VCCSM_23
31
32
AT21
AR12
SA_DQ_30
SA_DQ_31
AJ26
AJ27
VCCSM_24
VCCSM_25
U502-3
945PM
VCCSM_78
VCCSM_63
VCCSM_64
VCCSM_65
VCCSM_66
VCCSM_67
VCCSM_68
VCCSM_69
VCCSM_70
VCCSM_71
VCCSM_55
VCCSM_56
VCCSM_57
VCCSM_58
VCCSM_59
VCCSM_60
VCCSM_61
VCCSM_62
Samsung
AR6
AR8
AT15
AR34
SB_DQ_6
SB_DQ_7
SB_DQ_3
SB_DQ_4
SB_DQ_2
AJ38
AR41
3
4
SB_DQ_5
AK38
AN41
6
7
AP41
8
SB_DQ_8
AT40
AV41
10012
SB_DQ_0
SB_DQ_1
AJ37
AK39
AP39
119
2
AT6
AT34
AT41
AT19
AT22
AT26
AT30
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
Confidential
AV38
AP38
AY38
BA38
AU38
AR40
AW38
14
13 3615117 5541
16
VCCSM_72
AT8
AU15
AU19
AU22
AU26
AU30
AU34
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
AV36
AP36
BA36
AP35
AP34
AR36
AU36
23
20
21 48
225824426
18
VCCSM_79
VCCSM_73
VCCSM_74
VCCSM_75
VCCSM_76
VCCSM_77
AV1
AV22
AV26
AV30
AV15
AV19
AU40
AU41
SB_DQ_29
SB_DQ_30
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
AT31
AV29
AY33
BA33
AU29
AU31
AW31
AW29
27
30
28
25 34 63
29631
320
37
35
38
3622
34 54
AR14
AP13
AP12
AT13
AT12
AL14
AL12
AK9
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
AJ28
AJ29
AJ6
AK11
AK12
AK19
AK20
AK21
VCCSM_26
VCCSM_27
VCCSM_28
VCCSM_29
VCCSM_30
VCCSM_31
VCCSM_32
VCCSM_33
42
44534640
AN7
AK8
AK7
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_40
AK6
AK22
AK29
VCCSM_36
VCCSM_37
VCCSM_34
VCCSM_35
AP9
AN9
AT5
SA_DQ_44
SA_DQ_45
AL29
AL6
AM29
VCCSM_38
VCCSM_39
47
49
50
AL5
AY2
AW2
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
AM30
AM41
AN30
VCCSM_40
VCCSM_41
VCCSM_42
VCCSM_43
AP1
AN6
48
43
3 / 5
VCCSM_92
VCCSM_93
VCCSM_94
VCCSM_95
VCCSM_96
VCCSM_80
VCCSM_81
VCCSM_82
VCCSM_83
VCCSM_84
AV6
AV8
AV34
AW15
AW19
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
AL19
AP14
AN14
AN17
AM19
379 47
33
35
VCCSM_85
VCCSM_86
VCCSM_87
VCCSM_88
AW22
AW26
AW30
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
AL15
AP15
AM16
404421444
39
38
VCCSM_89
VCCSM_90
AW6
AW8
AW34
SB_DQ_40
SB_DQ_41
AJ9
AJ11
AH10
43
VCCSM_91
AY15
AY19
AY22
SB_DQ_43
SB_DQ_44
SB_DQ_42
AK13
AN10
AH11
46
45
AY26
AY30
AY34
SB_DQ_45
SB_DQ_46
SB_DQ_47
AJ8
AK10
BA10
49
VCCSM_97
AY6
SB_DQ_48
AW10
50
56 63
513
57
52
AG7
AF9
AV2
AT3
AN1
SA_DQ_52
SA_DQ_53
AL2
SA_DQ_56
SA_DQ_54
SA_DQ_55
AG4
SA_DQ_57
AN2
SA_DQ_50
SA_DQ_51
P1.8V_AUX
AP19
AP22
AP30
AP6
AP8
AR15
AR19
AR22
VCCSM_44
VCCSM_45
VCCSM_46
VCCSM_47
VCCSM_48
VCCSM_49
VCCSM_50
VCCSM_51
VCCSM_100
VCCSM_101
VCCSM_102
VCCSM_103
VCCSM_104
VCCSM_99
BA15
BA19
BA22
BA23
VCCSM_105
BA26
BA30
BA34
VCCSM_98
AY8
SYSTEM MEMORY B
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
BA4
AY9
AY5
AV4
AR5
AW4
AW5
AY10
58
52257
5411
515
60
61
62
AF6
AG9
AH6
AF4
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
AR26
AR30
VCCSM_52
VCCSM_53
VCCSM_54
VCCSM_106
VCCSM_107
VCCSM_108
BA6
BA8
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_57
AT4
AK4
AK3
AK5
62
6156
59
60
AF8
SA_DQ_62
SA_DQ_63
SB_DQ_61
SB_DQ_62
SB_DQ_63
AJ5
AJ3
2
C587 C662
SB_BS_0 SB_BS_1 SB_BS_2
SB_DM_0 SB_DM_1 SB_DM_2 SB_DM_3 SB_DM_4 SB_DM_5 SB_DM_6 SB_DM_7
SB_DQS*_0 SB_DQS*_1 SB_DQS*_2 SB_DQS*_3 SB_DQS*_4 SB_DQS*_5 SB_DQS*_6 SB_DQS*_7
SB_DQS_0 SB_DQS_1 SB_DQS_2 SB_DQS_3 SB_DQS_4 SB_DQS_5 SB_DQS_6 SB_DQS_7
SB_MA_0 SB_MA_1 SB_MA_2 SB_MA_3 SB_MA_4 SB_MA_5 SB_MA_6 SB_MA_7 SB_MA_8
SB_MA_9 SB_MA_10 SB_MA_11 SB_MA_12 SB_MA_13
SB_RAS*
SB_CAS*
SB_WE*
SB_RCVENIN*
SB_RCVENOUT*
MEM1_BDQ(63:0)
17-D2
23
470nF 470nF
AT24 AV23 AY28
AK36 AR38 AT36 BA31 AL17 AH8 BA5 AN4
AM40 AU39 AT35 AP29 AP16 AT10 AT7 AP5
AM39 AT39 AU35 AR29 AR16 AR10 AR7 AN5
AY23 AW24 AY24 AR28 AT27 AT28 AU27 AV28 AV27 AW27 AV24 BA27 AY27 AR23
AU23 AR24 AR27 AK16 AK18
DRAW
CHECK
APPROVAL
MODULE CODE
16V 16V
1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0
3
5 6 7 8 9 10 11 12 13
18-C4 17-C2
17-C2
18-C4
17-C218-C4 17-B2
17-B2
17-B2
18-C3 17-D2
18-C4 17-C2 18-C4 17-C2
17-C2
18-C4
ZHANG, ELLEN
ZHENG, ROKY
LEE, KEVIN
Place near BA15 pin
MEM1_BBS0 MEM1_BBS1 MEM1_BBS2 MEM1_BDM(7:0)
MEM1_BDQS#(7:0)
MEM1_BDQS(7:0)
MEM1_BMA(13:0)
MEM1_BRAS# MEM1_BCAS# MEM1_BWE#
DATE
3/15/2007
DEV. STEP
REV
LAST EDIT
SR
1.0
P1.8V_AUX
Check Load Transient
XC502 330uF
2.5V OXI
NO_STUFF
C606
470nF 16V
Place near BA23 or AJ23 pin
Dual Channel SM_CK(2:0)
SM_CK(2:0)* SM_CK(5:3) SM_CK(5:3)* SM_CS(1:0)* SM_CKE(1:0) SM_ODT(1:0) SM_CS(3:2)* SM_SKE(3:2) SM_ODT(3:2)
SDVO Mode SDVOB_RED*
SDVO_RED SDVOB_GREEN* SDVOB_GREEN SDVOB_BLUE* SDVOB_BLUE SDVOB_CLK* SDVOB_CLK SDVOC_RED* SDVOB_ALPHA* SDVOC_RED SDVOB_ALPHA SDVOC_GREEN* SDVOC_GREEN SDVOC_BLUE* SDVOC_BLUE SDVOC_CLK* SDVOC_CLK SDVO_TVCLKIN* EXP_RXN_0 SDVO_TVCLKIN SDVOB_INT* SDVOB_INT SDVO_STALLB SDVO_STALL SDVOC_INTB SDVOC_INT
TITLE
SHANGHAI

CALISTOGA (3/5)

March 15, 2007 10:33:33 AM
1
XC2 330uF
2.5V OXI
C617
C167
470nF
0.047nF
16V
Ch. A (So-DIMM A) SA_CK(2:0)
SA_CK(2:0)* N/A N/A SA_CS(1:0)* SA_CKE(1:0) SA_ODT(1:0) N/A N/A N/A
PEG (SAGP) Mode EXP_TXN_0
EXP_TXP_0 EXP_TXN_1 EXP_TXP_1 EXP_TXN_2 EXP_TXP_2 EXP_TXN_3 EXP_TXP_3 EXP_TXN_4
EXP_TXP_4
EXP_TXN_5 EXP_TXP_5 EXP_TXN_6 EXP_TXP_6 EXP_TXN_7 EXP_TXP_7
EXP_RXP_0 EXP_RXN_1 EXP_RXP_1 EXP_RXN_2 EXP_RXP_2 EXP_RXN_5 EXP_RXP_5
PAGE
1
Place in cavity
C664
C588
10000nF
10000nF
6.3V
6.3V
C166
GMCH Bottom
0.047nF
Ch. B (So-DIMM B) N/A
N/A SB_CK(2:0) SB_CK(2:0)* N/A N/A N/A SB_CS(3:2)* SB_CKE(3:2) SB_ODT(3:2)
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
D
C
B
A
5415
OF
AA18 AA24 AA25 AA26 AA27 AB18 AB24 AB25 AB26 AB27 AC18 AC24 AC25 AC26 AC27 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27
W18 W24 W25 W26 W27
R20 R21 R22 R23 R24 R25 R26 R27 T18 T19 T20 T21 T22 T23 T24 T25 T26
T27 U18 U19 U20 U21 U22 U23 U24 U25 U26 U27 V18 V19 V20 V21
V22
V23
V24
V25
V26
V27
Y18
Y24
Y25
Y26
Y27
4
VCC_NCTF_1 VCC_NCTF_2 VCC_NCTF_3 VCC_NCTF_4 VCC_NCTF_5 VCC_NCTF_6 VCC_NCTF_7 VCC_NCTF_8 VCC_NCTF_9 VCC_NCTF_10 VCC_NCTF_11 VCC_NCTF_12 VCC_NCTF_13 VCC_NCTF_14 VCC_NCTF_15 VCC_NCTF_16 VCC_NCTF_17 VCC_NCTF_18 VCC_NCTF_19 VCC_NCTF_20 VCC_NCTF_21 VCC_NCTF_22 VCC_NCTF_23 VCC_NCTF_24 VCC_NCTF_25 VCC_NCTF_26 VCC_NCTF_27 VCC_NCTF_28 VCC_NCTF_29 VCC_NCTF_30 VCC_NCTF_31 VCC_NCTF_32 VCC_NCTF_33 VCC_NCTF_34 VCC_NCTF_35 VCC_NCTF_36 VCC_NCTF_37 VCC_NCTF_38 VCC_NCTF_39 VCC_NCTF_40 VCC_NCTF_41 VCC_NCTF_42 VCC_NCTF_43 VCC_NCTF_44 VCC_NCTF_45 VCC_NCTF_46 VCC_NCTF_47 VCC_NCTF_48 VCC_NCTF_49 VCC_NCTF_50 VCC_NCTF_51 VCC_NCTF_52 VCC_NCTF_53 VCC_NCTF_54 VCC_NCTF_55 VCC_NCTF_56 VCC_NCTF_57 VCC_NCTF_58 VCC_NCTF_59 VCC_NCTF_60 VCC_NCTF_61 VCC_NCTF_62 VCC_NCTF_63 VCC_NCTF_64 VCC_NCTF_65 VCC_NCTF_66 VCC_NCTF_67 VCC_NCTF_68 VCC_NCTF_69 VCC_NCTF_70 VCC_NCTF_71 VCC_NCTF_72 VCC_NCTF_73
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
VCCP_CORE
C
B
A
P1.5V
AB15
AA16
AA17
AA15
VCCAUX_NCTF_2
VCCAUX_NCTF_3
VCCAUX_NCTF_1
P1.5V
3 1
AB16
AB17
AC15
AC16
AD15
AD16
VCCAUX_NCTF_5
VCCAUX_NCTF_6
VCCAUX_NCTF_7
VCCAUX_NCTF_8
VCCAUX_NCTF_9
VCCAUX_NCTF_4
AD17
AE15
AE16
AE17
AF15
AF16
VCCAUX_NCTF_10
VCCAUX_NCTF_11
VCCAUX_NCTF_12
VCCAUX_NCTF_13
VCCAUX_NCTF_14
VCCAUX_NCTF_15
VCCAUX_NCTF_16
AF20
AF21
AF22
AF17
AF18
AF19
VCCAUX_NCTF_20
VCCAUX_NCTF_21
VCCAUX_NCTF_22
VCCAUX_NCTF_17
VCCAUX_NCTF_18
VCCAUX_NCTF_19
AF23
AF24
AF25
AF26
AF27
VCCAUX_NCTF_23
VCCAUX_NCTF_24
VCCAUX_NCTF_25
VCCAUX_NCTF_26
VCCAUX_NCTF_27
AG21
AG15
AG16
AG17
AG18
AG19
AG20
VCCAUX_NCTF_28
VCCAUX_NCTF_29
VCCAUX_NCTF_30
VCCAUX_NCTF_31
VCCAUX_NCTF_32
VCCAUX_NCTF_33
AG22
AG23
AG24
AG25
AG26
VCCAUX_NCTF_34
VCCAUX_NCTF_35
VCCAUX_NCTF_36
VCCAUX_NCTF_37
VCCAUX_NCTF_38
VCCP_CORE VCCP_CORE
AA19 AA21 AA23 AA28 AA29 AA30 AA31 AA32 AA33 AB19 AB20 AB22 AB23 AB28 AC20 AC21 AC22
M16 M17 M18 M19 M20 M21 M22 M23 M24 M25 M27 M28 M29 M30 M31 M32 N16 N17 N18 N19 N20
VCC_1 VCC_2 VCC_3 VCC_4 VCC_5 VCC_6 VCC_7 VCC_8 VCC_9 VCC_10 VCC_11 VCC_12 VCC_13 VCC_14 VCC_15 VCC_16 VCC_17
J32
VCC_18
J33
VCC_19
L16
VCC_20
L18
VCC_21
L19
VCC_22
L20
VCC_23
L21
VCC_24
L22
VCC_25
L23
VCC_26
L25
VCC_27
L26
VCC_28
L27
VCC_29
L28
VCC_30
L29
VCC_31
L30
VCC_32
L32
VCC_33
L33
VCC_34 VCC_35 VCC_36 VCC_37 VCC_38 VCC_39 VCC_40
Samsung
VCC_41 VCC_42 VCC_43 VCC_44 VCC_45 VCC_46 VCC_47 VCC_48 VCC_49 VCC_50 VCC_51 VCC_52 VCC_53 VCC_54 VCC_55
U502-4 945PM
4 / 5
VCC_56 VCC_57 VCC_58 VCC_59 VCC_60 VCC_61 VCC_62 VCC_63 VCC_64 VCC_65 VCC_66 VCC_67 VCC_68 VCC_69 VCC_70 VCC_71 VCC_72 VCC_73 VCC_74 VCC_75 VCC_76 VCC_77 VCC_78 VCC_79 VCC_80 VCC_81 VCC_82 VCC_83 VCC_84 VCC_85 VCC_86 VCC_87 VCC_88 VCC_89 VCC_90 VCC_91 VCC_92 VCC_93 VCC_94 VCC_95 VCC_96 VCC_97 VCC_98
VCC_99 VCC_100 VCC_101 VCC_102 VCC_103 VCC_104 VCC_105 VCC_106 VCC_107 VCC_108 VCC_109 VCC_110 VCC_111
Confidential
VCCAUX_5
VCCAUX_6
VCCAUX_7
VCCAUX_8
C613 100nF
VCCAUX_2
VCCAUX_1
AC31
AC30
AC29
VCCAUX_3
VCCAUX_4
AD29
AD30
AD12
AE12
VCCAUX_9
AE13
AE14
VCCAUX_10
VCCAUX_11
VCCAUX_12
AE28
AE29
AE30
VCCAUX_13
VCCAUX_14
VCCAUX_15
AF12
AF13
AF14
AE31
VCCAUX_16
VCCAUX_17
VCCAUX_18
VCCAUX_19
AF28
AF29
AF30
AF31
VCCAUX_20
VCCAUX_21
AG14
34
VCCAUX_22
VCCAUX_23
VCCAUX_24
AG28
AG29
AG30
VCCAUX_25
VCCAUX_26
VCCAUX_27
AH14
AH15
AH19
VCCAUX_28
VCCAUX_29
AH20
AH21
AH22
AG27
R15
R16
R17
R18
R19
VCCAUX_NCTF_39
VCCAUX_NCTF_40
VCCAUX_NCTF_41
VCCAUX_NCTF_42
VCCAUX_NCTF_43
VCCAUX_NCTF_44
VCCAUX_NCTF_45
N21 N22 N23 N24 N25 N26 N27 N28 N30 N31 N32 N33 P17 P20 P22 P23 P24 P26 P27 P28 P29 P30 P31 P32 P33 R28 R29 R30 R31 T28 T30 T31 U28 U29 U30 V28 V29 V30 V31 V32 W20 W21 W22 W29 W30 W31 W32 W33 Y19 Y20 Y22 Y23 Y28 Y29 Y30 Y32
VCCAUX_30
VCCAUX_31
VCCAUX_32
VCCAUX_33
VCCAUX_34
VCCAUX_35
VCCAUX_36
AJ20
AJ21
AJ30
AK30
AK31
AH30
U15
U16
V15
T15
T16
T17
VCCAUX_NCTF_49
VCCAUX_NCTF_50
VCCAUX_NCTF_51
VCCAUX_NCTF_46
VCCAUX_NCTF_47
VCCAUX_NCTF_48
VCCAUX_37
VCCAUX_38
VCCAUX_39
VCCAUX_40
VCCAUX_41
P15
P16
P19
Y14
AL30
V16
V17
W15
W16
W17
Y15
Y16
VCCAUX_NCTF_52
VCCAUX_NCTF_53
VCCAUX_NCTF_54
VCCAUX_NCTF_55
VCCAUX_NCTF_56
VCCAUX_NCTF_57
VCCAUX_NCTF_58
VCCD_HMPLL_1 VCCD_HMPLL_2
VCCD_LVDS_1 VCCD_LVDS_2 VCCD_LVDS_3
VCCTX_LVDS_1 VCCTX_LVDS_2 VCCTX_LVDS_3
VCCD_TVDAC
VCCDQ_TVDAC
VCC3G_1 VCC3G_2 VCC3G_3 VCC3G_4 VCC3G_5 VCC3G_6 VCC3G_7
VCCHV_1 VCCHV_2 VCCHV_3
VCC_SYNC VCCA_3GBG VSSA_3GBG
VCCA_3GPLL
VCCA_CRTDAC_1 VCCA_CRTDAC_2
VSSA_CRTDAC
VCCA_DPLLA VCCA_DPLLB
VCCA_HPLL
VCCA_MPLL VCCA_LVDS
VSSA_LVDS
VCCA_TVBG VSSA_TVBG
VCCA_TVDACA_1 VCCA_TVDACA_2
VCCA_TVDACB_1 VCCA_TVDACB_2
VCCA_TVDACC_1 VCCA_TVDACC_2
AH1 AH2
A28 B28 C28
A30 B30 C30
D21 H19
AB41 AJ41 L41 N41 R41 V41 Y41
A23 B23 B25
H22 G41 H41 AC33
E21 F21 G21
B26 C39
AF1 AF2
A38 B39
H20 G20
E19 F19
C20 D20
E20 F20
2
P1.5V
GM_model
GM_model
GM_model
C160 100nF
PM_model
R188
PM_model
R215
C192
10000nF
6.3V 6.3V
GM_model
0
0
C157 100nF
C191
10000nF
P1.5V
P3.3V
C615
C614
10000nF
100nF
6.3V
P2.5V
C190
C164
100nF
100nF
PM_model
R702
C623
C625
R690
0
C155 100nF
C134 100nF
DRAW
CHECK
APPROVAL PART NO.
MODULE CODE
100nF
C374 100nF
C133 100nF
ZHANG, ELLEN
10nF
GM_model
GM_model
GM_model
ZHENG, ROKY
LEE, KEVIN
2
VCCP_CORE
R187
0
C156
10000nF
6.3V
P2.5V
R216
0
GM_model
GM_model
C182
4700nF 10V
R1085
XC4 330uF
2.5V OXI
GM_model
C181 100nF
0
Caps should be on top layer
Caps should be placed in cavity
P1.5V
B19
MMZ1608S121AT
C184
C165
10000nF
100nF
6.3V
GM_model
GM_model
GM_model
GM_model
C162
100nF
P2.5V
0
C586 100nF
100nF caps need to be located within 250mils
DATE
3/15/2007
DEV. STEP
SR
REV
1.0
LAST EDIT
C116
C122
10000nF
6.3V
100nF Caps used in 1.5V_DLVDS, 2.5V_ALVDS,
2.5V_TXLVDS, 2.5V_3GBG should be placed within 200mils of edge
10000nF
6.3V
C138
1000nF
MMZ1608S121AT
P1.5V
C158
C159
100nF
100nF
100nF Caps used in 1.5V_TVDAC,
1.5V_QTVDAC
B16
MMZ1608S121AT
C161 100nF
Caps should be within 250mils of edge
C624
100nF
C560
10000nF
6.3V
NO_STUFF
XC503
330uF
NO_STUFF
XC3
330uF
2.5V
C559
10000nF
6.3V
OXI
P3.3V
B13
MMZ1608S121AT
C132
10000nF
6.3V
TITLE
SHANGHAI

CALISTOGA (4/5)

March 15, 2007 10:33:33 AM
2.5V OXI
C127 100nF
B14
C183
C123
220nF
220nF
16V
16V
P1.5V
within 250mils of edge
P2.5V
R195
C163 100nF
B15
MMZ1608S121AT
B503
MMZ1608S121AT
C117
10000nF
6.3V
10
R156
PAGE
1
C141
220nF 16V
BAT54
10
TP2654
P1.5V
B500
MMZ1608S121AT
C128
B10
10000nF
MMZ1608S121AT
6.3V
D13
BAT54
13
SAMSUNG
BA41-00774A/00732A
16 54
D
C
VCCP_CORE
D14
13
P1.5V
B
P1.5V
A
ELECTRONICS
OF
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
4
D
C
B
AW28
AW3 AW33 AW36 AW39
AW9
AY12 AY17
AY3 AY31 AY36 AY39
AY4
BA14 BA21 BA24 BA28 BA35
BA7
BA9
C16
C19
C21
C23
C27
C29
C34
C36
C38
D11
D13
D18
D22
D25
D26
D33
D35
D37
D39
3
AD2
AD28
AD3
AD5
AD6
A25
A20
A18
A15
VSS_3
VSS_2
VSS_1
VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183
B11
VSS_184
B13
VSS_185
B15
VSS_186
B20
VSS_187
B27
VSS_188
B29
VSS_189
B32
VSS_190
B33
VSS_191
B36
VSS_192
B40
VSS_193
B6
VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199 VSS_200 VSS_201 VSS_202 VSS_203
C2
VSS_204 VSS_205 VSS_206 VSS_207 VSS_208 VSS_209 VSS_210 VSS_211
C4
VSS_212
C8
VSS_213 VSS_214 VSS_215 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 VSS_221 VSS_222 VSS_223
D7
VSS_224
E12
VSS_225
E14
VSS_226
E22
VSS_227
E25
VSS_228
E28
VSS_229
E29
VSS_230
E30
VSS_231
E9
VSS_232
F13
VSS_233
F16
VSS_234
F2
VSS_235
F22
VSS_236
F23
VSS_237
F26
VSS_238
F27
VSS_239
F33
VSS_240
A22
VSS_4
AA20
AA35
AA22
AA3
AA14
AA11
A29
A9
VSS_5
VSS_9
VSS_8
VSS_6
VSS_7
VSS_10
VSS_13
VSS_11
VSS_12
F35
VSS_241
F37
VSS_242
F39
VSS_243
F4
VSS_244
F41
VSS_245
G19
VSS_246
G22
VSS_247
G27
VSS_248
G29
VSS_249
G3
VSS_250
G32
VSS_251
G33
VSS_252
G35
VSS_253
G37
VSS_254
G39
VSS_255
G7
VSS_256
G9
VSS_257
H12
VSS_258
H14
VSS_259
H18
VSS_260
H2
VSS_261
H21
VSS_262
H25
VSS_263
H33
VSS_264
H35
VSS_265
H37
VSS_266
H39
VSS_267
H6
VSS_268
J11
VSS_269
J16
VSS_270
J2
VSS_271
J21
VSS_272
J23
VSS_273
J27
VSS_274
J28
VSS_275
J35
VSS_276
J37
VSS_277
J39
VSS_278
J4
VSS_279
J41
VSS_280
K12
VSS_281
K14
VSS_282
K19
VSS_283
K20
Samsung
VSS_284
K21
VSS_285
K22
VSS_286
K23
VSS_287
K25
VSS_288
K26
VSS_289
K29
VSS_290
K6
VSS_291
K8
VSS_292
L15
VSS_293
L35
VSS_294
L37
VSS_295
L39
VSS_296
M15
VSS_297
M26
VSS_298
M33
VSS_299
M35
VSS_300
Confidential
AA37
AA39
VSS_14
AA8
AA41
VSS_16
VSS_15
AB21
AB2
VSS_17
VSS_18
AC17
AB29
AB32
AB30
AB31
VSS_20
VSS_21
VSS_22
VSS_19
U502-5
945PM
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_1
AE18
AE19
AE20
AE21
VSS_23
VSS_NCTF_5
AB39
AB37
AB33
AB35
VSS_26
VSS_24
VSS_25
5 / 5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
AE22
AE23
AE24
AE25
AC10
AC12
AB9
AB6
VSS_30
VSS_31
VSS_29
VSS_27
VSS_28
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_9
Y17
U17
AE26
AE27
AC19
VSS_32
AC28
AC23
VSS_34
VSS_33
VSS_301 VSS_302 VSS_303 VSS_304 VSS_305 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_311 VSS_312 VSS_313 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_319 VSS_320 VSS_321 VSS_322 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_333 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_339 VSS_340 VSS_341 VSS_342 VSS_343 VSS_344 VSS_345 VSS_346 VSS_347 VSS_348 VSS_349 VSS_350 VSS_351 VSS_352 VSS_353 VSS_354 VSS_355 VSS_356 VSS_357 VSS_358 VSS_359 VSS_360 VSS_361
AC32
AC3
VSS_35
AC34
AC36
VSS_36
VSS_37
AC39
VSS_38
VSS_39
M37 M39 M41 N15 N2 N29 N35 N37 N39 N6 P13 P18 P21 P25 P35 P37 P39 P41 R33 R35 R37 R39 R4 R7 R9 T2 T29 T33 T35 T37 T39 T41 U10 U14 U2 U4 U6 U8 V33 V35 V37 V39 W10 W19 W23 W28 W35 W37 W39 W41 Y11 Y2 Y21 Y31 Y33 Y35 Y37 Y39 Y4 Y6 Y9
AC41
VSS_40
AC7
AD11
VSS_41
VSS_42
AD14
VSS_43
VSS_45
VSS_44
VSS_46
VSS_47
AD8
AE32
VSS_48
VSS_49
VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170
VSS_50
AK37 AK40 AL1 AL10 AL13 AL16 AL21 AL24 AL3 AL4 AL7 AM13 AM15 AM17 AM20 AM23 AM27 AM28 AM38 AN13 AN15 AN16 AN19 AN21 AN23 AN26 AN29 AN31 AN34 AN36 AN39 AN40 AP10 AP17 AP2 AP27 AP28 AP4 AP40 AP7 AR13 AR17 AR2 AR20 AR21 AR33 AR35 AR39 AR4 AR9 AT14 AT2 AT23 AT29 AT38 AU24 AU28 AV10 AV13 AV16 AV21 AV3 AV31 AV33 AV35 AV39 AV40 AV5 AV7 AW20 AW23
2
1
P3.3V
NO_STUFF
NO_STUFF
1K
MCH3_CFG(19) MCH3_CFG(20)
MCH3_CFG(5) MCH3_CFG(9)
MCH3_CFG(10)
MCH3_CFG(11)
MCH3_CFG(12) MCH3_CFG(13)
MCH3_CFG(16)
13-A2 13-A2
13-A3 13-A2 13-A2
13-A2
13-A2 13-A2
13-A2
** Note
CFG# CFG(5)
CFG(6) CFG(7) CFG(9) CFG(16)
CFG(18) CFG(19)
CFG(20)
When CFG 13:12 are pulled down to ’00’, certain clocks within Calistoga will become free-running clocks. This will lead to a rise in avg. power, but eliminates any possible clock-timing marginalities involved in clock power-up/power-down. Intel strongly recommends leaving CFG 13:12 = NC (Internal PU to ’11’) to ensure low avg.power.
R196 R194
NO_STUFF
NO_STUFF
NO_STUFF
R159 R160 R158
NO_STUFF
R157
NO_STUFFNO_STUFF
NO_STUFF
R162 R164
R161
** Note
CFG(17:3) CFG(20:18)
Internal Pull-up Internal Pull-down
*POCAFEB-10 Only (Remove in MP Model)
Low
(def. : default Option)
Current Setting
DMIx2 Reserved DDR-II (def.) DT/Transportable PEG Reversal Dynamic ODT Disabled VCC 1.05V (def.) DMI Lane Normal3DMI Lane Reversal SDVO or PCIE X1 Only(def.)
1%
1K
1%
1%2K
2K
1%
2K
1%
1%
2K
1%2K 1%2K
2K 1%
High
DMIx4 (def.)
Mobile CPU (def.) Normal Dynamic ODT Enabled (def.) VCC 1.5V
SDVO and PCIE X1 Simultaneously
D
C
B
A
4
VSS_51
AE33
AE34
VSS_52
VSS_53
AE36
AE38
VSS_54
VSS_55
AF3
AE40
VSS_56
VSS_57
AF32
AF34
VSS_58
VSS_59
AF36
AF38
VSS_60
VSS_61
AF5
AF40
VSS_62
VSS_63
AF7
VSS_64
AG10
AG13
VSS_65
VSS_66
AG3
AG31
VSS_67
VSS_68
AG32
AG34
VSS_69
VSS_70
AG36
VSS_71
AG38
AG40
VSS_72
VSS_73
AG6
AG8
VSS_74
VSS_75
AH18
AH23
VSS_76
VSS_77
AH3
AH32
VSS_78
VSS_79
AH35
VSS_80
AH36
AH37
VSS_81
VSS_82
AH38
AH40
VSS_83
VSS_84
AH7
AH9
VSS_86
VSS_85
AJ2
AJ10
VSS_87
VSS_88
AJ31
AJ39
VSS_89
VSS_90
AJ4
AJ40
VSS_91
VSS_92
AJ7
AK14
VSS_93
VSS_94
AK15
AK17
VSS_95
VSS_96
AK2
AK25
VSS_97
VSS_98
AK27
AK34
VSS_99
DRAW
CHECK
APPROVAL
MODULE CODE
ELLEN,ZHANG
ROKY,ZHENG
KEVIN,LEE
DATE
03/15/2007
DEV. STEP
REV
LAST EDIT
2
TITLE
SR
1. 0
SHANGHAI

CALISTOGA(5/5)

MARCH,15,2007 10:24:38AM
SAMSUNG
ELECTRONICS
PART NO.
BA41-00774A/00732A
17
PAGE
1
A
54
OF
Loading...
+ 37 hidden pages