Samsung np-r720 Schematics

- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
1
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG PROPRIETARY
SAMSUNG ELECTRONICS CO’S PROPERTY.
PROPRIETARY INFORMATION THAT IS
DRAW
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CHECK
DATE
CANNES-EXT
DEV. STEP
TITLE
1.0
PART NO.
SAMSUNG
APPROVAL
MAIN
ELECTRONICS
X
SEC Mobile R & D
CANNES-EXT(GFX:AMD)
Montevina Platform
Chip Set :
CPU :
Intel Penryn
Remarks :
Model Name :
PCB Code :
PBA Name :
Revision :
Dev. Step :
Graphic :
T.R. Date :
BA41-xxxxxA
M96/M92/gDDR3 1G
2009.04.21
MP
Design
APPROVAL
MODULE CODE
CHECK
REV
LAST EDIT
PAGE OF
Owner : Signature :
WK.YEO
SH.LEE
KK.BIN
04/21/2009
MP
REV 1.0
December 05, 2008 20:58:56 PM
BA41-#####A
1 65
CANNES-EXT
MAIN
COVER
D:/users/mobile23/Cannes/CANNE-ATI_081204_MAIN
PM45 & ICH9M
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-1
8-2
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
2P
Woofer
gDDR3 512MB/1GB
USB 1
TITLE
KBD
SAMSUNG
PART NO.
2P
SAMSUNG ELECTRONICS CO’S PROPERTY.
DEV. STEP
LAST EDIT
REV
1
MODULE CODE
DRAW
CHECK
(TBD)
ELECTRONICS
Lane 4
OPTION
APPROVAL
SPKR R
ANT
Termination
DDR II
CLINK
Lane 1
x4, 1.5V
Dual channel
Bluetooth
PG 54
HD Audio
12P
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
MMC
Mini Card 1
SATA
SODIMM 1
DDR II
PCIE x1
Circuit
1329 FCBGA
ICH9-M
Cantiga-PM
ANT
HP
Penryn-6M
676 BGA
FAN
L2 Cache : 6/3MB
80 Port
800/1067 MT/S
MIC-IN
CK-505
FSB
PG 30 - 34
Marbell
SODIMM 0
ALC272
TMKBC (TBD)
HDMI
Ext. PEG
CPU
DC/DC
IMVP-6
Thermistor
External Graphics
LCD
HD Audio
ON BOARD
Channel B (Reverse)
Channel A (Standard)
CRT
DDR II 800
LPC
SPI
HDAUDIO
SAMSUNG PROPRIETARY
Camera
PCIE x1
RJ45
SATA 1
SATA ODD
USB 5
Express Card
USB 7
DATE
DC/DC
DDR II 800
PROPRIETARY INFORMATION THAT IS
PM45
FSB 1067
THIS DOCUMENT CONTAINS CONFIDENTIAL
EXCEPT AS AUTHORIZED BY SAMSUNG.
CRT
3 IN 1
AU6336
PAGE OF
Lane 3
USB 4
HD Audio
PEG x16
Direct Media Interface
MICOM
H8S-2110B
LED
Audio
HDD
3.3V LPC, 33MHz
SPI ROM
SATA 0
High Definition Audio
USB 0,2,6
RJ11
SD(SDHC)
USB 8
Charging
Touch
PAD
LCD
VCCP / DC-DC
Mobile Processor
MDC
Modem
PCIE x1
Smart
Battery
Module
Clocking
CPU
478pin
USB 0,2,6
DDR II Power
Aud.
AMP
M96 / M92
2P
SPKR L
D:/users/mobile23/Cannes/CANNE-ATI_081204_MAIN
BLOCK DIAGRAM
CANNES-EXT
652
BA41-#####A
December 05, 2008 20:58:56 PM
REV 1.0
ADV1
12/05/2008
undefined
JG GOO
GS CHO
YH KIM
MAIN
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
DRAW
CHECK
APPROVAL
MODULE CODE
DATE
DEV. STEP
REV
LAST EDIT
TITLE
PART NO.
PAGE OF
SAMSUNG
ELECTRONICS
BOARD INFORMATION
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION
1
See rev notes for more information.
PCI Devices
Devices IDSEL#
Cardbus
USB
Hub to PCI
LPC bridge/IDE/AC97/SMBUS
Internal MAC
AD25
AD29(internal)
AD30(internal)
AD31(internal)
AD24(internal)
REQ/GNT#
3
Interrupts
A,B,C
USB2.0 #0 (USB0) : A
B
USB2.0 #1 (USB1) : D
USB2.0 #2 (USB4) : C
-
-
E
---
I C / SMB Address
Devices Address
ICH8-m
CPU Thermal Sensor
SODIMM0
SODIMM1
Master
0111 101x
1010 000x
1010 010x
Hex-7Ah
A0h
Bus
SMBUS Master
Thermal Sensor
--Clock, Unused Clock Output Disable
A4h
D2h
2
CK-505M (Clock Generator) 1101 001x
Voltage Rails
AC Link - B-
USB PORT Assign
PORT # ASSIGNED TO
SYSTEM PORT 0
SYSTEM PORT 1
Bluetooth
012
3
NC4
5
LCD Pannel Detect
Devices Resolution PANNEL_DETECT_0
Crystal / Oscillator
32.768KHzCrystal
TYPE FREQUENCY DEVICE
ICH8-M
USAGE
Real Time Clock
10MHzCrystal MICOM HD64F2169/2160
25MHzCrystal LAN Intel LAN
14.318MHzCrystal CLOCK-Generator CK-505
NC
6
7
USB2.0 #3 (USB5) : E
USB2.0 #4 (EHCI) : H
Camera
(TBD)
PCI Express Assign
PORT # ASSIGNED TO
NC
NC
012
3
Mini Card 2 (ROBSON or DVB-T)45Mini Card 1 (WLAN)
LOM
NC
GLAN - -
8
9 NC
Mini PCI Express 2
NC
-30hThermal Sensor on SODIMM0 0011 000x
0011 010x 34h -Thermal Sensor on SODIMM1
Primary DC system power supply (7 to 21V)
1.5V switched power rail (off in S3-S5)
VDC
VCC_CORE
P1.5V
P1.05V (VCCP)
Core Voltage for CPU
3.3V switched on power rail (off in S4-S5)
3.3V switched power rail (off in S3-S5)
5.0V switched power rail (off in S3-S5)
1.8V power rail for DDR (off in S4-S5)
P3.3V_AUX
P3.3V
P5.0V
P1.8V_AUX
P3.3V_MICOM
P0.9V
VTT for CPU, Crestline & ICH8-M
1.8V switched power rail (off in S3-S5)P1.8V
5.0V switched on power rail (off in S4-S5)P5.0V_AUX
GFX_CORE Core Voltage for GPU
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
3 67
CANNES
MAIN
BOARD INFO
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
3.3V always power rail (for Micom)
0.9V power rail for DDR (off in S3-S5)
P5.0V_ALW 5.0V always power rail
SYSTEM PORT 2
F
REVISION HISTORY
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-3
8-4
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
MDC
EXPRESS
LAN
ON
ON
SODIMM (DDR II)
ICH
ICH8-M
P3.3V_AUX
P5V_AUX
P5.0V
VDC
P1.5V
P1.8V
P1.8V_AUX
P12.0V_ALW
P1.1V_PWRGD
MEMORY
HDMI
P1.05V
ICH9-M
POWER DIAGRAM
(CHP3_S4_STATE*)
TOUCHPAD CAMERA
P3.3V_MICOM
ON
KBC3_SUSPWR
P3.3V
ICH9-M
PENRYN
ICH9-M
S3
(CHP3_SLPS3*)
GDDR-3 for PEG
DDR II-Termination
LCD
PEG
MICOM
Battery DC
S3
Cantiga
CRT
ODD
OF
PART NO.
S0
P2.5V_LAN
ON
ON
SPI
CLOCK
CHECK
State
ESATA-REPEATER
HDD
PEG
PENRYN
ON
+V*A(LWS)
P5.0V_ALW
CLOCK
KBC3_PWRON
THERMAL SENSOR
PENRYN
Rail
ON
AUDIO
P1.2V_LAN
MICOM
LOM
AC Adapter
Cantiga
1
LIDSWITCH
REV
EXPRESS CARD
HSPA
P1.8V_LAN
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
TITLE
EGFX_CORE
PEG
S5-S4
ON
BLUETOOTH
USB
ON
VPU_CORE
KBC3_VRON
P0.9V
+V*LAN
LAST EDIT
DRAW
+0.9V
S0
ICH9-M
S4
+V* (CORE)
SAMSUNG
ELECTRONICS
PAGE
+1.8V_AUX
+V*AUX
+V
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
APPROVAL
ON
S5
Power On/Off Table by S-state
WLAN
MODULE CODE
DATE
DEV. STEP
LEDS
AUDIO
MCH
CANTIGA
ICH
THERMAL SENSOR
DDR II-Termination
P0.9V
HSPA
2IN1
EXPRESS
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
4 67
CANNES
MAIN
POWER DIAGRAM
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
EXCEPT AS AUTHORIZED BY SAMSUNG.
LAN
LAN
SAMSUNG ELECTRONICS CO’S PROPERTY.
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
ELECTRONICS
3.3V
0.9V
3.3V_AUX
1
1 A (TBD)
THIS DOCUMENT CONTAINS CONFIDENTIAL
3.3V
1.13 A (TBD)
5V
0.374 A (TBD)
3.3V
CHECK
1.05V (VCCP)
SAMSUNG PROPRIETARY
3.3V
DEV. STEP
19V (VDC INV)
5V_AUX
1.5V
PEG
ICH9-M
OF
0.001 A (TBD)
EXCEPT AS AUTHORIZED BY SAMSUNG.
Cantiga
Rev. 0.6 (060920)
SD Card
MODULE CODE
SATA
Penryn-6M
3.3V
6.53 A (TBD)
PART NO.
1.5V
3.3V
1.8V_AUX
ITP
DATE
MICOM 3V
0.13 A (TBD)
1.5V
PROPRIETARY INFORMATION THAT IS
1.5 A (TBD)
5V
0.15 A (TBD)
POWER RAILS ANALYSIS
FAN
gDDR3
0.67 A (TBD)
REV
1.8V
APPROVAL
3.3V
2 A (TBD)
0.125 A (TBD)
LAN
0.33 A (TBD)
1.05V (VCCP)
3.1 A (TBD)
SAMSUNG
5V
1.8V_AUX
CPU CORE ( TBD A )
4 A (TBD)
0.01 A (TBD)
2.43A (TBD)
RTC_Battery
0.015 A (TBD)
0.08 A (TBD)
1.8V
0.1 A (TBD)
0.6 A (TBD)
3.3V (LCD 3V)
2.4A (TBD)
0.75 A (TBD)
SAMSUNG ELECTRONICS CO’S PROPERTY.
3.3V
3.3V_AUX
GMCH
LAN (88E8055)
4.48 A (TBD)
5.0V ( TBD A )
0.001 A (TBD)
0.5 A (TBD)
LAST EDIT
1.5 A (TBD)
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
0.5 A (TBD)
1.25V
HD Audio
3.3V_AUX
( ~ 2.0 W )
0.08 A (TBD)
Battery
0.209 A (TBD)
5V
TITLE
5V
3.3V
0.2 A (TBD)
ODD
P1.2V_LAN
0.16 A (TBD)
VGA CORE (TBD A)
17.75 A (TBD)
1.5 A (TBD)
Audio AMP
DRAW
MICOM 3V
1.2V (PEX IO)
MICOM 3V ( TBD A )
41 A (TBD)
P1.8V/2.5V_LAN
4.5 A (TBD)
5V
3.3V
PAGE
3.3V ( TBD A )
DDR-2
(Dual slots)
3.3V
1.05V
KeyBoard
P3.3V_AUX
1.8V
3.3V
Value by Datasheet/Application notes
SPI
( ~ 5.0 W )
0.75A (TBD)
0.29 A (TBD)
0.67 A (TBD)
0.9V( TBD A )
3.3V_AUX
1.05V ( TBD A )
( 35 W )
7.7 A (TBD)
0.06 A (TBD)
SATA HDD
0.07 A (TBD)
Sensor
3.3V
MDC
5.0V_AUX ( TBD A )
3.79 A (TBD)
VDC INV ( TBD A )
1.05V (MCH CORE)
CLOCK
1.0V-1.1V (EGFX CORE)
Touch Pad
0.22 A (TBD)
LCD
5V
PEX IO (TBD A)
KBC
1.8V_AUX ( TBD A )
1.05V
0.1 A (TBD)
1.5V
PWR LED
5V
3.3V_AUX ( TBD A )
0.2 A (TBD)
0.08 A (TBD)
5V
(Value by measurement)
1.75 A (TBD)
1.5V ( TBD A )
0.006 A (TBD)
0.1 A (TBD)
0.25 A (TBD)
Adapter
0.5 A (TBD)
1.25V ( TBD A )
USB (x 3)
(8 - 8.5 W )
CPU CORE
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
POWER RAILS
MAIN
CANNES
675
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
undefined
KK.Bin
SH.Lee
WK.Yeo
1.8V ( TBD A )
Thermal
Mini Card X 2
KBD LED
RTC_Battery
220V
3.3V_AUX
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-5
8-6
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
DRAW
CHECK
APPROVAL
Sheet 50
DATE
DEV. STEP
REV
MODULE CODE
TITLE
PART NO.
PAGE
LAST EDIT
SAMSUNG
ELECTRONICS
POWER SEQUENCE
OF
Rev. 0.7
ICH8-M
KBC
RTC
INTVRMEN
AP6680A
CPU
GMCH
Battery
CHP3_RTCRST#
4) POWER_SW*
6) P1.8V_AUX
VRM
9) KBC3_PWRON
10-1) P3.3V
6) MEM1_VREF
5) KBC3_SUSPWR
11) VCCP3_PWRGD
19) PCI3_RST*
20) CPU1_CPURST*
10-1) ICH_CORE (P1.05V)
18) CPU1_PWRGDCPU
POWER
S/W
14) VCC_CORE
DDR3
Memory
CK-505
PCI
P3.3V_AUX & P5V_AUX
SC486
DDR2 POWER
PRTC_BAT
LOM
6-1) P1.8V/P2.5V_LAN
BCP69
10-2) P0.9V
CPU
6) P1.8V_AUX
19) PLT3_RST*
6-1) P1.2V_LAN
10-1) P1.05V
10-1) P1.5V
Sheet 46-47
6) P3.3V_AUX
Sheet 8
TPS51120
AP6680A
Sheet 46
VRMPWRGD
PWROK
Sheet 40
16-1) Clock Running
Sheet 22-25
DC/DC B’d
Sheet 10-12
Sheet 40
2
3
4
1
Sheet 15-19
Sheet 20-21
Marvell
6
PRTC
7) P1.05V_AUX
20
LAN100_SLP
AP4435
10) P5.0V
5
ISL6227
ICSL6256
Adapter
Battery
AC_DC / Battery
Devices
10) P1.1
10) P1.05V
2) VDC
SC486
10) P1.5V
17) KBC3_PWRGD
11-1) P1.8V
PEG
2) VDC
PRTC
7) P1.5V_AUX
9) KBC3_PWRON
9) KBC3_PWRON
13) KBC3_VRON
8) KBC3_SUSPWR
13) KBC3_VRON (Back-up)
16) CLK3_PWRGD
6) P1.8V_AUX
12)GCORE3_PWRGD (PM-model)
6) P1.8V_AUX
10-1) P3.3V
PWROK
10-1) P3.3V
2) VDC
CL_PWROK
PCIe
CL_PWROK
19) PLT3_RST*
(Test Option)
P3.3V_MICOM
Devices
8) CHP3_SLPS5#/4#/3#
5) KBC3_SUSPWR
2) VDC
6) P5.0V_AUX
9
18
16
15) VRM3_CPU_PWRGD
15
19
19
14
6) P3.3V_AUX
19) PCI3_RST*
8
6) P3.3V_AUX
10
17
M-1) KBC3_DDR_PWRON (TBD) = 8) KBC3_SUSPWR
9
M-2) KBC3_ME_PWRON = 15) KBC3_PWRON
Host / ME Boot
(SLPS4* = S4_STATE*) > (SLPM* = SLPS3*)
11) VCCP3_PWRGD
Host S5 / ME Boot
(SLPS4* = S4_STATE*) > SLPM* > SLPS3*
(SLPS4* = SLPM*) > S4_STATE* > SLPS3*
Host Boot / ME Off
3
P5.0V_ALW
7
2-1) P12.0V_ALW
10) P5.0V
9-1) KBC3_PWRON_INV#
9-1
7) KBC3_RSMRST#
11
SC471
11-1) GFX_CORE
10-2) 0.9V
12
13
15)VRM3_CPU_PWRGD
12)GCORE_PWRGD
17) KBC3_PWRGD
17) KBC3_PWRGD
10-1) P3.3V
15)VRM3_CPU_PWRGD
10) P1.5V
10-1) P1.2V
10-1) P3.3V
10-1) P1.8V
10-1) P1.8V
10) P1.5V
17) KBC3_PWRGD
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
6 67
CANNES
MAIN
POWER SEQUENCE
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
17) KBC3_PWRGD
P3.3V_MICOM
110ms Delay
9) KBC3_PWRON
6
PM-model only
10) P1.05V (IGFX_CORE)
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
100 MHz
(Marvell)
PORT 80
100 MHz (SRC 9)
CLK3_ICH1414.318 MHz
Page 8
CLK3_PCLKPORT80
33 MHz
1
Main PLL
SSC
DPLLA
PLL3
SSC
TITLE
Buffer
MUX
CLOCK DISTRIBUTION
MUX
FSB
CLK1_MCLK1/1#
DMI
FS(2:0)
CARD
ITP_EN
SS(96/100) SEL
100 MHz (SRC4)
P3.3V
CLK3_PWRGD*
KBC
Cantiga
1
100 MHz (SRC0)
MINI PCIE
CARD 1
96 MHz
MINI PCIE
THIS DOCUMENT CONTAINS CONFIDENTIAL
PCIE LAN
MIN3_CLKREQ*
EXP3_CLKREQ*
32.768 KHz
CLK3_USB48
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
CLK1_SATA/SATA*
333/400 MHz
333/400 MHz
CLK1_PEG/PEG*
CHP3_SATACLKREQ*
CHECK
33 MHz
32.768 KHz
PCIEPLL
SPI3_CLK
CLK3_PCLKMICOM
DATE
14 MHz
HD Audio
MDC
DPLLB
CK-505M (w/ CLKREQ* & SSDC)
LAST EDIT
SATAPLL
CLK1_DREFCLK/CLK*
PCI_STP*
PAGE
100 MHz (SRC 3)
OSC
MDC3_BCLK
100 MHz (SRC 6,8,9,10)
667/800 MHz
25 MHz
LOM3_CLKREQ*
MCH3_CLKREQ*
CLK1_MINIPCIE/PCIE*
SODIMM #1
CLK1_MINI2PCIE/PCIE*
100 MHz (SRC 2)
SPI
333/400 MHz
CLK0_HOST_CPU/CPU*
HPLL
33 MHz
MPLL
ITM3_CLKREQ*
HD 24 MHz
USBPLL
OSC
PART NO.
xSLG8SP513r05)
ELECTRONICS
48MHz PLL
Rev. 0.1
CLK1_PCIELOM/LOM*
CLK1_MCLK0/0#
33 MHz
SODIMM #0
10 MHz
EXPRESS
MUX
266 MHz
100 MHz (SRC 8)
CLK1_DREFSSC/SSC*
PEG
CLK1_MCH3GPLL/3GPLL*
OF
SAMSUNG
PCIE PLL
MCH
CPU_STP*
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
14.318 MHz
CLK1_MCLK3/3#
CLK1_MCLK4/4#
CLK1_PCIEICH/ICH*
333/400 MHz
CLK1_EXPCARD#
RTC Clock
266 MHz CLK0_HOST_GMCH/GMCH*
100 MHz (SRC 6)
AUD3_BCLK
CPU
17.86 MHz
SAMSUNG PROPRIETARY
ICH9-M
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
PCI Express Gfx
EXCEPT AS AUTHORIZED BY SAMSUNG.
DRAW
CARD 2
APPROVAL
MODULE CODE
48 MHz
DEV. STEP
REV
CLK3_PCLKICH
BSEL
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
7 67
CANNES
MAIN
CLOCK DIAGRAM
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-7
8-8
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
1
1
APPROVAL
CHECK
DESIGN
Check if PU is doubled to Micom Side.
10mil width and 10mil spacing.
PART NO.
TITLE
REV
0
SAMSUNG PROPRIETARY
R2
SMBUS Address 7Ah
SHDN_SEL MODE
OF
HIGH Z
ELECTRONICS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
THERMAL SENSOR & FAN CONTROL
SAMSUNG
93 degree C
N/A (SHDN# NOT USED)
Line Width = 20 mil
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
Opposite side of CPU.
R1
3.3 * [R2/(R1+R2)] = (T-75)/21
To support heatsink
DEV. STEP
Type:straight
CH3(DIODE MODE)
PAGE
For ATI M9x
TRIP_SET pin voltage = (T-75)/21
MODULE CODE
REV 1.0
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
THERMAL SENSOR EMC2102
THERMAL SENSOR
CANNES
678
BA41-01060A
March 10, 2009 07:55:21 AM
For Intel 45nm(From penryn)
DATE
CH1(INTEL MODE)
THIS DOCUMENT CONTAINS CONFIDENTIAL
LAST EDIT
EXCEPT AS AUTHORIZED BY SAMSUNG.
C111
10000nF-X5R
P3.3V
6.3V
1%
R106
10K
VDD_5V_2
27
RESET#
16
SHDN_SEL
9
SMCLK
23
SMDATA
22
SYS_SHDN#
12
TACH28THERMTRIP#
13
29
THRM_PAD
TRIP_SET
11
VDD_3V1VDD_5V_1
24
DP13DP25DP3
7
FAN_125FAN_226FAN_MODE
10
GND
20
NC_18NC_2
15
21
NC_3
POWER_OK
14
ALERT#
19
CLK_IN
18
CLK_SEL
17
DN12DN24DN3
6
1209-001718
EMC2102
U1
nostuff
0
R16
P3.3V_AUX
51.1K
R29
1%
200K
R26
1%
M3
BA61-01090A
DIA
HEAD
LENGTH
1%
49.9
R509
M2
BA61-01090A
DIA
HEAD
LENGTH
1%
R36
20K
LENGTH
HEAD
DIA
BA61-01090A
M1
P5.0V
C506
P3.3V_AUX
10V
100nF
6.3V
C21
10000nF-X5R
C505
100nF
10V
1
3
2
MMBT3904
Q516
50V
2.2nF
C508
50V
2.2nF
C507
50V
0.47nF
C119
10K
R644
1%
R30
10K
1%
P3.3V
1%
10K
R21
1%
R19
10K
123
45MNT1
MNT2
6
3711-000456
J503
HDR-4P-1R-SMD
FAN3_FDBACK#
P3.3V_AUX
M503
BA61-01090A
DIA
HEAD
LENGTH
FAN5_VDD
FAN3_FDBACK#
THM3_ALERT#
CPU2_THERMDC
THM3_THERMDN_MN
CPU2_THERMDA
GFX3_THERMDP
THM3_THERMDP_MN
FAN5_VDD
KBC3_PWRGD
KBC3_THERM_SMCLK
KBC3_THERM_SMDATA
THM3_STP#
THM3_TRIP_SET_MN
THM3_VDD_3V_MN
THM3_TRIP_SET_R_MN
THM3_SHDN_SEL_MN
GFX3_THERMDN
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
1 / 4
ADDR GROUP
ICH
0
ADDR GROUP
1
CONTROL
2 / 4
DATA GRP 0
DATA GRP 2
DATA GRP 1
DATA GRP 3
SAMSUNG
OFPAGE
PART NO.
TITLE
LAST EDIT
REV
DEV. STEP
DATE
MODULE CODE
APPROVAL
CHECK
DRAW
1
12/05/2008
undefined
KK.Bin
SH.Lee
WK.Yeo
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
EXCEPT AS AUTHORIZED BY SAMSUNG.
For ESD
For ESD
CPU Socket : 3704-001153
THIS DOCUMENT CONTAINS CONFIDENTIAL
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
CPU mount
ELECTRONICS
3
63
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
PENRYN (1/3)
CPU
CANNES
679
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
2
1
28
22
14
10
18
24
52
45
10127469
14
27
31
26
43
172321
393334
60
5
26
1
13
8
58
0.1nF
nostuff
50V
C3896
11
172020
27
4
41
56
R87
331535
18
4
61
51
16
304928
MT6
RMNT-38-70-1P
54
50V
C3895
0.1nF
nostuff
44
5
31
RMNT-38-70-1P
MT4
RMNT-38-70-1P
MT7
REQ2#K2REQ3#J3REQ4#
L1
RESET#
C1
F3
RS0#F4RS1#G3RS2#
A3
SMI#
D5
STPCLK#
G2
TRDY#
FERR#
G6
HIT#
E4
HITM#
D20
IERR#
C4
IGNNE#
B3
INIT#
C6
LINT0B4LINT1
H4
LOCK#
REQ0#K3REQ1#
H2
J1
A9#
H1
ADS#
M1
ADSTB0#
V1
ADSTB1#
E2
BNR#
G5
BPRI#
F1
BR0#
E1
DBSY#
H5
DEFER#
F21
DRDY#
A5
U2
A30#V4A31#W3A32#
A33#
AA4
AB2
A34#
AA3
A35#
L5
A4#L4A5#K5A6#M3A7#N2A8#
A20M#
U4
A21#Y5A22#U1A23#R4A24#T5A25#T3A26#W2A27#W5A28#
Y4
A29#
J4
A3#
P5
A11#P2A12#L2A13#P4A14#P1A15#R1A16#
Y2
A17#U5A18#R3A19#W6A20#
A6
7
PENRYN
J501-1
0143854500|bga_479p_sock
N3
A10#
30
21
23
32
38
2
RMNT-38-70-1P
MT3
35
42
12
59
16
11
24
37
57
13
40
6
25
56
3
25
9
8
P1.05V
48
62
19
6
22
3
4
55
15 47
290
34
36
DSTBP0#
M26
DSTBP1#
AA26
DSTBP2#
AF24
DSTBP3#
K24
D8#
G24
D9#
H25
DINV0#
N24
DINV1#
U22
DINV2#
AC20
DINV3#
J26
DSTBN0#
L26
DSTBN1#
Y26
DSTBN2#
AE25
DSTBN3#
H26
AE22
D55#
AF23
D56#
AC25
D57#
AE21
D58#
AD21
D59#
E25
D6#
AC22
D60#
AD23
D61#
AF22
D62#
AC23
D63#
E23
D7#
D45#
AA24
D46#
AB25
D47#
AE24
D48#
AD24
D49#
G25
D5#
AA21
D50#
AB22
D51#
AB21
D52#
AC26
D53#
AD20
D54#
V23
D36#
T22
D37#
U25
D38#
U23
D39#
F23
D4#
Y25
D40#
W22
D41#
Y23
D42#
W24
D43#
W25
D44#
AA23
P22
D26#
T24
D27#
R24
D28#
L25
D29#
G22
D3#
T25
D30#
N25
D31#
Y22
D32#
AB24
D33#
V24
D34#
V26
D35#
D16#
K25
D17#
P26
D18#
R23
D19#
E26
D2#
L23
D20#
M24
D21#
L22
D22#
M23
D23#
P25
D24#
P23
D25#
E22
D0#
F24
D1#
J24
D10#
J23
D11#
H22
D12#
F26
D13#
K22
D14#
H23
D15#
N22
0143854500|bga_479p_sock
J501-2
PENRYN
29
32
19
50
53
0
CPU1_CPURST#
CPU1_INTR
CPU1_BREQ#
CPU1_BPRI#
CPU1_BNR#
CPU1_ADSTB1#
CPU1_ADS#
CPU1_ADSTB0#
CPU1_A20M#
CPU1_TRDY#
CPU1_STPCLK#
CPU1_SMI#
CPU1_RS2#
CPU1_RS1#
CPU1_RS0#
CPU1_LOCK#
CPU1_NMI
CPU1_INIT#
CPU1_IGNNE#
CPU1_IERR#_MN
CPU1_HITM#
CPU1_HIT#
CPU1_FERR#
CPU1_DRDY#
CPU1_DEFER#
CPU1_DBSY#
CPU1_DSTBN1#
CPU1_DBI0#
CPU1_DSTBN2#
CPU1_DSTBP2#
CPU1_DBI2#
CPU1_DSTBN3#
CPU1_DSTBP3#CPU1_DSTBP1#
CPU1_A#(16:3)
CPU1_REQ#(4:0)
CPU1_A#(35:17)
CPU1_D#(47:32)
CPU1_D#(63:48)CPU1_D#(31:16)
CPU1_D#(15:0)
CPU1_DSTBP0#
CPU1_DSTBN0#
CPU1_DBI3#CPU1_DBI1#
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-9
8-10
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
3 / 4
RSVD
THERMAL
H CLK
XDP/ITP SIGNALS
1
1
1
1
0.0375 V
0
0
0
000
REV
0
0
1
0.2250 V
0
0
1
1 1
0
0
1
1
0
1
0
1
0.2875 V
0
1
0.5250 V
Dual Mode Region
1
1
0
1 0
0
near the CPU
0
1
1
0
0
1
0
1
1
1
1
1
1
0
Deeper Sleep/Extended Deeper Sleep
1
1
0
1
0
1
0
0
1
1
1
0
1
0
0
1
0
1
1.1875 V
0
1.4625 V
0
1
1
1
0
1
1
1
0
0
1
1
1
1.2250 V
0
0
1
0
0.5375 V
1
0
1
DEV. STEP
0
0.4750 V
0.6000 V
1
1
1
1
1
0
0
0.1625 V
1
(preferred 50mil) from any other signal. And GND via 100mil away
0
0
0
0
0.0250 V
0
1
1
0
0
1
0.5500 V
0
0.5000 V
0
0
1
0
0
1
SAMSUNG
0
0
0
0.1500 V
0
1
1
0
0
1
1
Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away
0.6375 V
1
0
1
0.1375 V
1
0
1
1.3125 V
Active
FSB 800 MHz
0
1
*"1111111" : 0V power good asserted.
1
0
0
1
0
0
0.0625 V
0.9125 V
0
0
0
0
1
0
1
1
1
1
0
0.8500 V
1
0.0125 V
Deeper Slp
1
1
1
0
0
0
0
BSEL
1
1
0
1
1
1
1
0
0
1
Minimize coupling of any switching signals to this net.
0
1
0
0
0
1
0
0
1
0
0
1
0.0000 V
1
0
1
SAMSUNG ELECTRONICS CO’S PROPERTY.
0
1
1
1
1
BSEL0, BSEL1, BSEL2
0
0
0
1
0
1
DPRSTP*
0
1
0
0
FSB 1067 MHz
0
1
1
1
0
1.0375 V
1
0
1
1
0
1
1
0
0
000
0
0
0.4625 V
0
0
0
0
1.1375 V
1
1
0
1
0.5125 V
OF
1
0
0
0
1
Active Mode
0
1
0
1
0
1
1
Pull-down
0
1
1
1.3000 V
1
1
0
0
1
0
1
1
1
1
1
0.2500 V
0
0.7125 V
1
0
1
1
0.7000 V
1.0500 V
1.4125 V
1
0
0
0.6875 V
0
0
1
1
1
1
1
0
1.1125 V
1
1
0
0
0.3375 V
11
1
0
0
0
0
1
1
0
1
0
0
1
1
0
1
1
0.3750 V
1
BSEL0, BSEL2
0
1
0
0.3500 V
0
1
0.3250 V
0
1
1
0.7875 V
1
1
0
1
0
1
0
0
0
0.7625 V
0
0
0
0
1
GTLREF : Keep the Voltage divider within 0.5"
0
0 or 1
1
0
0
0
0.0000 V
0.0500 V
1
0
0.5875 V
1
0
0
0
0.0750 V
1
0.8250 V
0
0
01
1 1.1500 V
1.0875 V
1 1
0
Active/Deeper Sleep
1
0
0.2375 V
00
0.0000 V
1
0
0
1
IMVP-6
1
1
0.3000 V
0
0
0
0
1
0
0
0.2625 V
0
0
0
1
0
0
1
1
1
0
0
0
1
1
APPROVAL
MODULE CODE
1
1
0
0
1
1
1
1
0
1.4500 V
1
0
Voltage
1
0
0
0
0
1
0
0
1
0
0
1.0125 V
1
1
0
1
0
0
0
0
0
1
EXCEPT AS AUTHORIZED BY SAMSUNG.
0
0
0
0
0
0
1
0
1
0
0
1
1
1.0750 V
1
1
1
0.9625 V
0
1
0
0.9875 V
0.1125 V
1.2750 V
0
1
1
0
1
1
0
1
0.3625 V
1
0
1
1
1
1
0
0.6500 V
0
0.8375 V
0
1
0
0
0
1
1
0
0
1
1.1000 V
0
0.0000 V
1
0
0
DATE
1.4875 V 0
0
VID(6:0)
1
1.0000 V
1
0
1
1
1
1
1
0.4500 V
0.2750 V
DRAW
0 1
0
1
0
1
1
1
1
1
1
0
PSI2*
1
1
1
0
0
1
trace shorter than 1/2" to their respective Banias socket pins.
0
1
11 1
0
1
0
0
1
1
1
10.6250 V
11
1
0
0
1
1
0.0000 V
PAGE
0
0.4000 V
1
0
0.3125 V
0
1
0
0
1
1
0
0.4375 V
0.4250 V
0
1
1
1
0
0
0
PSI2*
1
0
LAST EDIT
1
1
0.6625 V0
0
0
1
0
1
0
1
1
0
1
0
1
0
0
1
1
1
0
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1.4375 V
0
0
1
1.3625 V
1
0.5750 V
1
1
0
1
1
0
0
111
0
1
CHECK
1
0
0
0
0
0.9000 V
0
0
1
0
0
1
0
0
0.9375 V
0.0875 V
0
1
1
1.4000 V
1
1
1
1
0
1
0.8000 V
1
0.7750 V
1
0
1.2125 V
1
0.7375 V
0
1
1
0
1
0
0
0.2000 V
1
0
1.1250 V1
0
1.2625 V
1
0
0
1
0
1.3750 V
0.2125 V
1
0
1
101
1
0
0
1
1.3250 V
1
0
1
1
0
1
0
1
Voltage
0
1
1
0.3875 V
0
1
1
1.2875 V
1
0
0
0
0
0
0
0
1
0
0
0
0
1
1
1.2000 V
1
0
1
0
1
0.1875 V
1
1
1
0
TITLE
1
0
1
0
0
1
1
1
0
0
0
1
0
1.0250 V
1
1
1
1
0
1
0
1
1
0
0
1
1
1
1.2500 V
0
0
0
1
1
0.0000 V
0
0
0
1
1
0
1
1
0
1
0
PROPRIETARY INFORMATION THAT IS
1
1
1
0
0
1
0
1.5000 V
0
1
1
1
CPU Core Voltage Table
1
1
0
1
1
1
0.5625 V
1
DPRSTP*
0
0.6125 V
1
1
0
1
1
0
0
0
0
0
0
THIS DOCUMENT CONTAINS CONFIDENTIAL
0
1
0
0.8125 V
1.0625 V
*Yonah Processor (2.33 GHz / 800 MHz : TBD)
0
0
1
1
1
1.4750 V
1
0
Voltage
0.0000 V
1.1625 V
1
1
1
0
0
0
1
1
0
Dual Mode Region
0.6750 V
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
0
0
1
0
0
1
0
1
1
1
0
0
0
1
of the first GTLREF0 pin with Zo=55ohm trace.
1
1
1
0
0
1
0
0
COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm)
0 0
1
1
1
0 or 1
1.2375 V
1
VID(6:0)
0
1
1
1
0
For ESD
0.1000 V
1
0
0
0
0
1
1
0
SAMSUNG PROPRIETARY
0
0.8875 V
VID(6:0)
1
1
1
1
0.8750 V
0
1
1
0
0
0
0
0
0.0000 V
1
0
1
0
1.3375 V
1
0
0.1750 V
1
PART NO.
from each of the VCC/VSS test point vias.
1
1
0
1
0
0
1
ELECTRONICS
0
1
1
0
0
0
0
1
0
0
1
0
1
1
0
0
0.7250 V
0
0
1
1
0
0
0.9250 V
1
1
1
0
1
DPRSLPVR
1.1750 V
1
1
1
1
1
0
1
1
0
1
1
0
1
1
1
1
0
0
1
0
Route the VCC/VSSsense as a Zo=55ohm traces with equal length.
1
1
1
1
0
00
0.8625 V
0
1
1
0
1
1
1
1
1
1
1
0
0
0.7500 V
0
1
0
1
1
0
1.4250 V
0
1
1
0
1
1
0
1.3875 V
1
0
0
1
0
1
1
000
1
0
1
1
1
0
1
1
0
67
CANNES
CPU
PENRYN (2/3)
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
0
0
0
0
1.3500 V
0
1
0.9750 V
1
0.4125 V
1
0
0.4875 V
DPRSLPVR
1
1
0
1
1
0.9500 V
GND test points within 100mil of the VCC/VSSsense at the end of the line.
0
0.1250 V
0
For ESD
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
10
P1.05V
54.9
R35
1%
100nF
C57
10V
10nF
C97
25V
10V
C49
100nF
nostuff
0.1nF
C3894
50V
27.4
P1.05V
VID_3
AE3
VID_4
AF3
VID_5
AE2
VID_6
AE7
VSSSENSE
R42
1%
VCCP_4N6VCCP_5T6VCCP_6R6VCCP_7
K21
VCCP_8
J21
VCCP_9
M21
AF7
VCCSENSE
AD6
VID_0
VID_1
AF5
AE5
VID_2
AF4
VCCA_2
C26
VCCP_1
K6
VCCP_10
N21
VCCP_11
T21
VCCP_12
R21
VCCP_13
V21
VCCP_14
W21
VCCP_15V6VCCP_16
G21
VCCP_2J6VCCP_3
M6
C24
TEST4
AF26
TEST5
AF1
TEST6
A26
C3
TEST7
C7
THERMTRIP#
A24
THRMDA
B25
THRMDC
TMS
AB5
TRST#
AB6
VCCA_1
B26
D2
RSVD_6
D22
RSVD_7D3RSVD_8F6RSVD_9
D7
SLP#
TCK
AC5
TDI
AA6
TDO
AB3
TEST1
C23
TEST2
D25
TEST3
AD26
GTLREF
PRDY#
AC2
PREQ#
AC1
D21
PROCHOT#
AE6
PSI#D6PWRGOOD
M4
RSVD_1
N5
RSVD_2T2RSVD_3V3RSVD_4B2RSVD_5
BSEL0
B23
BSEL1
C21
BSEL2
COMP0
R26
U26
COMP1
AA1
COMP2Y1COMP3
DBR#
C20
E5
DPRSTP#B5DPSLP#
D24
DPWR#
A22
BCLK0
A21
BCLK1
BPM0#
AD4
BPM1#
AD3
BPM2#
AD1
BPM3#
AC4
B22
PENRYN
J501-3
0143854500|bga_479p_sock
1K
R38
1%
10V
C71
100nF
1%54.9
R40
1
0
R88
56
10V
C69
100nF
27.41%
R59
R52
1% 54.9
0.1nF
C3897
50V
3
nostuff
54.9
R39
100nF
C65
10V
5
2
nostuff
R89
1K 1%
2K
R37
1%
100nF
C52
10V
1%1K
R102
nostuff
100nF
C31
6
P1.05V
10V
AD
2.5V
220uF
EC50
P1.5V
1%
R43
54.9
54.9
R41
P1.05V
10000nF
C88
CPU1_TRST#
ITP3_DBRESET#
CPU1_COMP3_MN
CPU1_COMP2_MN
CPU1_COMP0_MN
CPU1_COMP1_MN
CPU1_GTLREF_MN
CPU1_PWRGDCPU
CPU1_TRST#
4
6.3V
CPU1_VCCSENSE
CPU1_BSEL2
CPU1_BSEL1
CPU1_BSEL0
CPU1_PSI#
CPU1_DPWR#
CPU1_THRMTRIP#
CPU2_THERMDC
CPU2_THERMDA
CPU1_DPRSTP#
CPU1_VSSSENSE
CPU1_SLP#
CPU1_DPSLP#
CLK0_HCLK0#
CLK0_HCLK0
CPU1_VID(6:0)
CPU1_PROCHOT#_MN
CPU1_TCK
CPU1_TDI
CPU1_TMS
CPU1_TEST2_MN
CPU1_TEST1_MN
CPU1_TCK
CPU1_TDI
CPU1_TMS
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
4 / 4
LAST EDIT
DEV. STEP
ELECTRONICS
MODULE CODE
CHECK
DATE
CANNES
CPU
PENRYN (3/3)
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
OF
1
APPROVAL
PROPRIETARY INFORMATION THAT IS
Prodlizer used
SAMSUNG PROPRIETARY
SAMSUNG
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
THIS DOCUMENT CONTAINS CONFIDENTIAL
EXCEPT AS AUTHORIZED BY SAMSUNG.
PAGE
REV
DRAW
PART NO.
TITLE
CPU_CORE
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
11 67
1%100
R20
22000nF-X5R
C124
6.3V
20%
nostuff
nostuff
CPU_CORE
CPU_CORE
20%
6.3V
C40
22000nF-X5R
1%100
R22
VSS_93
E21
VSS_94
E24
VSS_95E3VSS_96E6VSS_97
VSS_98
E8
F11
VSS_99
D16
VSS_84
D19
VSS_85
D23
VSS_86
D26
VSS_87D4VSS_88D8VSS_89
A8
VSS_9
E11
VSS_90
E14
VSS_91
E16
VSS_92
E19
C16
VSS_74
C19
VSS_75C2VSS_76
C22
VSS_77
C25
VSS_78C5VSS_79
A4
VSS_8
C8
VSS_80D1VSS_81
D11
VSS_82
D13
VSS_83
VSS_64
B13
VSS_65
VSS_66
B16
B19
VSS_67
B21
VSS_68
B24
VSS_69
A25
VSS_7
B6
VSS_70B8VSS_71
C11
VSS_72
C14
VSS_73
AF11
VSS_55
AF13
VSS_56
AF16
VSS_57
AF19
VSS_58
AF2
VSS_59
A23
VSS_6
AF21
VSS_60
AF25
VSS_61
AF6
VSS_62
AF8
VSS_63
B11
AD8
VSS_45
AE1
VSS_46
AE11
VSS_47
AE14
VSS_48
AE16
VSS_49
A2
VSS_5
AE19
VSS_50
AE23
VSS_51
AE26
VSS_52
AE4
VSS_53
AE8
VSS_54
VSS_35
AD11
VSS_36
AD13
VSS_37
AD16
VSS_38
AD19
VSS_39
A19
VSS_4
AD2
VSS_40
AD22
VSS_41
AB23
VSS_42
AD25
VSS_43
AD5
VSS_44
AB8
VSS_26
AC11
VSS_27
AC14
VSS_28
AC16
VSS_29
A16
VSS_3
AC19
VSS_30
AC21
VSS_31
AC24
VSS_32
AC3
VSS_33
AC6
VSS_34
AC8
Y6
VSS_163
AA5
VSS_17
AA8
VSS_18
AB1
VSS_19
A14
VSS_2
AB11
VSS_20
AB13
VSS_21
AB16
VSS_22
AB19
VSS_23
AB26
VSS_24
AB4
VSS_25
VSS_153
V25
VSS_154
V5
VSS_155
W1
VSS_156
W23
VSS_157
W26
VSS_158
W4
VSS_159
AA25
VSS_16
Y21
VSS_160
Y24
VSS_161
Y3
VSS_162
T1
VSS_144
T23
VSS_145
T26
VSS_146
T4
VSS_147
U21
VSS_148
U24
VSS_149
AA22
VSS_15
U3
VSS_150
U6
VSS_151
V2
VSS_152
V22
N26
VSS_134
N4
VSS_135
P21
VSS_136
P24
VSS_137
P3
VSS_138
P6
VSS_139
AA2
VSS_14
R2
VSS_140
R22
VSS_141
R25
VSS_142
R5
VSS_143
VSS_124
L24
VSS_125 VSS_126
L3 L6
VSS_127
M2
VSS_128
M22
VSS_129
AA19
VSS_13
M25
VSS_130
M5
VSS_131
N1
VSS_132
N23
VSS_133
H6
VSS_115J2VSS_116
J22
VSS_117
J25
VSS_118J5VSS_119
AA16
VSS_12
K1
VSS_120
K23
VSS_121
K26
VSS_122
K4
VSS_123
L21
F25
VSS_105F5VSS_106F8VSS_107G1VSS_108
G23
VSS_109
AA14
VSS_11
G26
VSS_110G4VSS_111
H21
VSS_112
H24
VSS_113H3VSS_114
VCC_96
F18
VCC_97
F20
VCC_98F7VCC_99
A11
VSS_1
AA11
VSS_10
F13
VSS_100
F16
VSS_101
F19
VSS_102F2VSS_103
F22
VSS_104
E17
VCC_87
E18
VCC_88
E20
VCC_89
A9
VCC_9
E7
VCC_90E9VCC_91
F10
VCC_92
F12
VCC_93
F14
VCC_94
F15
VCC_95
F17
D12
VCC_77
D14
VCC_78
D15
VCC_79
A7
VCC_8
D17
VCC_80
D18
VCC_81D9VCC_82
E10
VCC_83
E12
VCC_84
E13
VCC_85
E15
VCC_86
VCC_67B9VCC_68
C10
VCC_69
A20
VCC_7
C12
VCC_70
C13
VCC_71
C15
VCC_72
C17
VCC_73
C18
VCC_74C9VCC_75
D10
VCC_76
AF20
VCC_58
AF9
VCC_59
A18
VCC_6
B10
VCC_60
B12
VCC_61
B14
VCC_62
B15
VCC_63
B17
VCC_64
B18
VCC_65
B20
VCC_66
B7
AE17
VCC_48
AE18
VCC_49
A17
VCC_5
AE20
VCC_50
AE9
VCC_51
AF10
VCC_52
AF12
VCC_53
AF14
VCC_54
AF15
VCC_55
AF17
VCC_56
AF18
VCC_57
VCC_38
AD15
VCC_39
A15
VCC_4
AD17
VCC_40
AD18
VCC_41
AD7
VCC_42
AD9
VCC_43
AE10
VCC_44
AE12
VCC_45
AE13
VCC_46
AE15
VCC_47
AC12
VCC_29
A13
VCC_3
AC13
VCC_30
AC15
VCC_31
AC17
VCC_32
AC18
VCC_33
AC7
VCC_34
AC9
VCC_35
AD10
VCC_36
AD12
VCC_37
AD14
AB10
VCC_19
A12
VCC_2
AB12
VCC_20
AB14
VCC_21
AB15
VCC_22
AB17
VCC_23
AB18
VCC_24
AB20
VCC_25
AB7
VCC_26
AB9
VCC_27
AC10
VCC_28
VCC_1
AA10
VCC_10
F9
VCC_100
AA12
VCC_11
AA13
VCC_12
AA15
VCC_13
AA17
VCC_14
AA18
VCC_15
AA20
VCC_16
AA7
VCC_17
AA9
VCC_18
CPU1_VCCSENSE
CPU1_VSSSENSE
0143854500|bga_479p_sock
J501-4
PENRYN
A10
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-11
8-12
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
PROPRIETARY INFORMATION THAT IS
DRAW
0
0
SAMSUNG
SAMSUNG PROPRIETARY
VDD_CPU_IOVDD_SRC_IO
333 MHz
DEVICE
0
BSEL0
GMCH
PEG_CLK/PEG_CLK#LOW
VDD_PCI
CLK REQ E
CHECK
27M & 27M_SS
0
1
BSEL1
SAMSUNG ELECTRONICS CO’S PROPERTY.
LAST EDIT
1
0
VDD_SRC
FSCFSB
PART NO.
VDD_REF
SRC_0/SRC_0#
1
CLK REQ F
400 MHz
133 MHz
0
Pin 20/21
266 MHz
1
SEL_LCDCLK*
200 MHz
CLK REQ
DATE
1
ELECTRONICS
1
PAGE
0 0
1
SRC4
REV
SL : 1205-003533
VDD_PLL3
OF
1
CLK REQ B
This part is 64pin QFN package.
Place 14.318MHz within
1
VDD_PLL3_IO
THIS DOCUMENT CONTAINS CONFIDENTIAL
Pin 24/25
HOST CLK
0
1
MODULE CODE
APPROVAL
BSEL2
MINI CARD
SATA
1
500mils of CK-505
VDD_48
1
TITLE
IDT : 1205-003159
DOT_96/DOT_96#
1
12
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
undefined
KK.Bin
SH.Lee
WK.Yeo
SRC2
CK505M
100 MHz
CLK REQ A
0
EXP3_CLKREQ#
RSVD
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
VDD_CPUVDD_IO
SRC PORT
SRC6
EXCEPT AS AUTHORIZED BY SAMSUNG.
0
FSA
HIGH
0
166 MHz
DEV. STEP
SRC8
nostuff
CK_Clock_505M
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
MAIN_CLOCK_CIRCUIT
CANNES
67
1
2
BLM18PG181SN1
B30
R218
475
2801-004518
14.31818MHz
Y1
1%
nostuff
R223
10K
1%
C700
100nF
10V
R217
33
10V
C409
100nF
C394
100nF
10V
R127
22
22
R589
22
R220
5%
P3.3V
5%22
R222
P3.3V
0.018nF
C395
50V
10000nF-X5R
C433
6.3V
100nF
C430
10V
P3.3V
R224
10K 1%
C424
100nF
10V
B28
BLM18PG181SN1
C400
100nF
10V
33
R235
10V
100nF
C413
10V
R228
22 5%
R236
2.2K
C417
100nF
nostuff
1%10K
R230
1%
R565
10K
6.3V
10000nF-X5R
C431
50V
C418
C401
10000nF-X5R
6.3V
0.033nF 5%
6.3V
C381
10000nF-X5R
4700nF-Y5V
C404
10V
C429
100nF
10V
R234
33
C420
50V
5%
0.033nF
1%
10K
R229
10V
100nF
C397
B31
BLM18PG181SN1
10K
R216
1%
10V
C393
4700nF-Y5V
0.018nF
C396
50V
50V
C422
100nF
C432
10V
P3.3V
0.033nF 5%
VSS_REF1VSS_SRC1
30
36
VSS_SRC2
VSS_SRC3
49
XTAL_IN
3
2
XTAL_OUT
C416
100nF
10V
27
VDD_PLL3_IO
VDD_REF
4
VDD_SRC
46
VDD_SRC_IO1
33
VDD_SRC_IO2
43
VDD_SRC_IO3
52
18
VSS_48
VSS_CPU
59
VSS_IO22VSS_PCI15VSS_PLL3
26
54
SRC9
37
38
SRC9#
65
THERM_GND
USB_FS_A
17
VDD_48
16
VDD_CPU
62
VDD_CPU_IO56VDD_IO
19
VDD_PCI
9
VDD_PLL3
23
28
SRC2#
29
SRC3#_CLKREQD#
32
SRC3_CLKREQC#
31
34
SRC4
35
SRC4#
SRC6
48
SRC6#
47
SRC7#_CLKREQE#
50
SRC7_CLKREQF#
51
SRC8#_ITP#
53
SRC8_ITP
PCI_4_SEL_LCDCLK#13REF_FS_C_TEST_SEL
5
SCL7SDA
6
SRC0#_DOT96#
21
SRC0_DOT96
20
SRC10
41
SRC10#
42
SRC11#_CLKREQG#
39
SRC11_CLKREQH#
40
SRC2
CPUSTOP#44FSB_TESTMODE
64
LCDCLK#_27M_SS
25
LCDCLK_27M
24
55
NC
PCIF_5_ITP_EN14PCISTOP#
45
PCI_0_CLKREQ_A#
8
PCI_1_CLKREQ_B#
10
PCI_211PCI_3
12
SLG8SP513
1205-003156
U12
CLKPWRGD_PWRDN#
63
CPU0
61
CPU0#
60
CPU1_MCH
58
CPU1_MCH#
57
R221
475 1%
P1.5V
CLK3_PCLKICH_R_MN
CLK3_PCLKMICOM_R_MN
CLK3_GFX_27M_SS_R_MN
CLK3_GFX_27M_SS
CLK3_GFX_27M_R_MN
CLK3_GFX_27M
CLK3_ICH14_R_MN
CLK1_MINIPCIE#
CLK1_MINIPCIE2
CLK1_MINIPCIE2#
CLK3_DBGLPC_R_MN
CLK1_PCIEICH
CLK1_PCIELOM
LOM3_CLKREQ#
EXP3_CLKREQ#
CHP3_SATACLKREQ#_R_MN
CLK1_PEG
CLK1_PEG#
CLK3_VDD_SRC_IO_MN
CLK1_MCH3GPLL
CHP3_SATACLKREQ#
CLK3_PCLKMICOM
MCH3_CLKREQ#_R_MN
MCH3_CLKREQ#
CLK3_DBGLPC
MIN3_CLKREQ#
CLK3_PCLKICH
CLK3_FM48
ITM3_CLKREQ#
CLK1_EXPCARD
CLK1_PCIEICH#
CLK1_EXPCARD#
CLK1_PCIELOM#
CLK1_MINIPCIE
CLK1_MCH3GPLL#
CLK0_HCLK1
CLK0_HCLK0#
CLK0_HCLK0
CLK3_USB48
SMB3_CLK
SMB3_DATA
CLK3_PWRGD
CHP3_CPUSTP#
CHP3_PCISTP#
CPU1_BSEL2
CPU1_BSEL0
CLK3_ICH14
CLK3_XTAL_IN_14_MN
CLK3_VDD_REF_MN
CLK3_USB48_R_MN
CLK1_SATA
CLK1_SATA#
CPU1_BSEL1
CLK0_HCLK1#
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
1 OF 5
VTT
HOST DATA BUS
VTTLF
NC
HOST CONTROL
HOST ADDRESS BUS
VCC CORE
CFG
SDVO and PCIE X1
DRAW
1608
Current Setting
DMI Lane Reversal
CFG(20)
(def. : default Option)
Low
PAGE
Dynamic ODT
CFG(7)
CFG(9)
Simultaneously
Enabled (def.)
THIS DOCUMENT CONTAINS CONFIDENTIAL
Dynamic ODT Disabled
PEG Reversal (def.)
CFG(16)
*POCAFEB-12 Only (Remove in MP Model)
ME Crypto no confidentiality
LAST EDIT
CFG#
SAMSUNG
PART NO.
SI request
MODULE CODE
CFG(19)
Normal
PCIE Loop Back Disable(def)
EXCEPT AS AUTHORIZED BY SAMSUNG.
CFG(10)
SAMSUNG ELECTRONICS CO’S PROPERTY.
ELECTRONICS
DMI Lane Normal (def.)
APPROVAL
TITLE
PROPRIETARY INFORMATION THAT IS
Only(def.)
High
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
ME Crypto confidentiality (def.)
CFG(5)
DATE
CHECK
SAMSUNG PROPRIETARY
DMIx4 (def.)
OF
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
CANTIGA (1/5)
MCH_CANTIGA_PM_DDR2
CANNES
6713
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
undefined
KK.Bin
SH.Lee
WK.Yeo
1
DMIx2
iTPM option
SI request
SDVO or PCIE X1
REV
CFG(6) iTPM Host Interface Enable
iTPM Host Interface Disable (def.)
PCIE Loop Back Enable
DEV. STEP
2419202823
52
7
40
27
1%
100
R159
51
221
R153
16V
1%
3
4
C285
470nF
VTT_8
T7
VTT_9
T8
U7
VTT_21
U8
VTT_22
U9 V1
VTT_23
V2
VTT_24
V3
VTT_25
VTT_3
T12
VTT_4
T13
VTT_5
T2
VTT_6
T5
VTT_7
T6
VTT_11
U1
VTT_12
U10
VTT_13
U11
VTT_14
U12
VTT_15
U13
VTT_16
U2
VTT_17
U3
VTT_18
U5
VTT_19
U6
VTT_2
T11
VTT_20
VCC_NCTF_44
AC29
VCC_NCTF_5
AC30
VCC_NCTF_6
AC32
VCC_NCTF_7
AE29
VCC_NCTF_8
AE30
VCC_NCTF_9
VTTLF_1A8VTTLF_2
AB2
VTTLF_3
L1
VTT_1
T10
VTT_10
T9
VCC_NCTF_34
U30
VCC_NCTF_35
U32
VCC_NCTF_36
V29
VCC_NCTF_37
V30
VCC_NCTF_38
W29
VCC_NCTF_39
AB30
VCC_NCTF_4
W30
VCC_NCTF_40
W32
VCC_NCTF_41
Y29
VCC_NCTF_42
Y30
VCC_NCTF_43
Y32
AK29
VCC_NCTF_25
AK30
VCC_NCTF_26
AK32
VCC_NCTF_27
AL26
VCC_NCTF_28
AL28
VCC_NCTF_29
AA32
VCC_NCTF_3
AL29
VCC_NCTF_30
AL30
VCC_NCTF_31
AL32
VCC_NCTF_32
AM30
VCC_NCTF_33
AM32
VCC_NCTF_15
AH30
VCC_NCTF_16
AH32
VCC_NCTF_17
AJ29
VCC_NCTF_18
AJ32
VCC_NCTF_19
AA30
VCC_NCTF_2
AK23
VCC_NCTF_20
AK24
VCC_NCTF_21
AK25
VCC_NCTF_22
AK26
VCC_NCTF_23
AK28
VCC_NCTF_24
AC26
VCC_6
AC28
VCC_7
AC33
VCC_8
AC34
VCC_9
AE26
AA29
VCC_NCTF_1
AE32
VCC_NCTF_10
AF30
VCC_NCTF_11
AG29
VCC_NCTF_12
AG30
VCC_NCTF_13
AG32
VCC_NCTF_14
AH29
T32
VCC_28
U33
VCC_29
VCC_3
AA34
U34
VCC_30
V33
VCC_31
V34
VCC_32
W33
VCC_33
Y33
VCC_34
Y34
VCC_35
VCC_4
AB34
VCC_5
VCC_18
AG34
VCC_19
VCC_2
AA33
AH23
VCC_20
AH25
VCC_21
AH28
VCC_22
AJ23
VCC_23
AJ26
VCC_24
AJ33
VCC_25
AK33
VCC_26
AM33
VCC_27
C5
C9
H_TRDY#
VCC_1
AA28
VCC_10
AE33
VCC_11
AF23
VCC_12
AF25
VCC_13
AF28 AF33
VCC_14
AG24
VCC_15
AG25
VCC_16
AG26
VCC_17
AG33
H11
H_LOCK#
H_RCOMP
E3
B15
H_REQ#_0
K13
H_REQ#_1
F13
H_REQ#_2
B13
H_REQ#_3
B14
H_REQ#_4
B6
H_RS#_0
F12
H_RS#_1C8H_RS#_2
H_SWING
H_DSTBN#_0
M7
H_DSTBN#_1
AA5
H_DSTBN#_2
AE6
H_DSTBN#_3
L9
H_DSTBP#_0
M8
H_DSTBP#_1
AA6
H_DSTBP#_2
AE5
H_DSTBP#_3
H_DVREF
B11
H9
H_HIT#
E12
H_HITM#
H_D#_7D4H_D#_8H3H_D#_9
B10
H_DBSY#
E9
H_DEFER#
J8
H_DINV#_0
L3
H_DINV#_1
Y13
H_DINV#_2
Y1
H_DINV#_3
J11
H_DPWR#
F9
H_DRDY#
L10
AE14
H_D#_55
AF3
H_D#_56
AC1
H_D#_57
AE3
H_D#_58
AC3
H_D#_59
H2
H_D#_6
AE11
H_D#_60
AE8
H_D#_61
AG2
H_D#_62
AD6
H_D#_63
F6
H_D#_45
AD10
H_D#_46
AD13
H_D#_47
AE12
H_D#_48
AE9
H_D#_49
H6
H_D#_5
AA2
H_D#_50
AD8
H_D#_51
AA3
H_D#_52
AD3
H_D#_53
AD7
H_D#_54
H_D#_35
Y12
H_D#_36
Y14
H_D#_37Y7H_D#_38W2H_D#_39
G2
H_D#_4
AA8
H_D#_40Y9H_D#_41
AA13
H_D#_42
AA9
H_D#_43
AA11
H_D#_44
AD11
N6
H_D#_26
P13
H_D#_27N8H_D#_28L7H_D#_29
E6
H_D#_3
N10
H_D#_30M3H_D#_31Y3H_D#_32
AD14
H_D#_33Y6H_D#_34
Y10
H_D#_16L2H_D#_17R2H_D#_18N9H_D#_19
F8
H_D#_2
L6
H_D#_20M5H_D#_21J3H_D#_22N2H_D#_23R1H_D#_24N5H_D#_25
H_BREQ#
C12
H_CPURST#
E11
H_CPUSLP#
F2
H_D#_0G8H_D#_1
M9
H_D#_10
M11
H_D#_11J1H_D#_12J2H_D#_13
N12
H_D#_14J6H_D#_15
P2
H13
H_A#_6
C18
H_A#_7
M16
H_A#_8
J13
H_A#_9
H12
H_ADS#
B16
H_ADSTB#_0
G17
H_ADSTB#_1
H_AVREF
A11
A9
H_BNR#
F11
H_BPRI#
G12
H_A#_28
H20
H_A#_29
A14
H_A#_3
B18
H_A#_30
K17
H_A#_31
B20
H_A#_32
F21
H_A#_33
K21
H_A#_34
L20
H_A#_35
C15
H_A#_4
F16
H_A#_5
H_A#_17
B19
H_A#_18
J16
H_A#_19
E20
H_A#_20
H16
H_A#_21
J20
H_A#_22
L17
H_A#_23
A17
H_A#_24
B17
H_A#_25
L16
H_A#_26
C21
H_A#_27
J17
C23
CFG_9
HPLL_CLK
AH7
AH6
HPLL_CLK#
P16
H_A#_10
R16
H_A#_11
N17
H_A#_12
M13
H_A#_13
E17
H_A#_14
P17
H_A#_15
F17
H_A#_16
G20
CFG_17
P29
CFG_18
R28
CFG_19
P25
CFG_2
T28
CFG_20
P20
CFG_3
P24
CFG_4
C25
CFG_5
N24
CFG_6
M24
CFG_7
E21
CFG_8
T25
CFG_0
R25
CFG_1
C24
CFG_10
N21
CFG_11
P21
CFG_12
T21
CFG_13
R20
CFG_14
M20
CFG_15
L21
CFG_16
H21
32
U513-1
EB88CTPM
0904-002376
31
55
56
63
1%24.9
R158
59
11
12
1K
R154
1%
15
16
33
35
13
15
470nF
C365
16V
434439
P1.05V
48
1
2
47
60
3
6
57
4700nF
C346
10V
23
26
10
61
62
21
nostuff
R179
2.2K
36
AD
2.5V
220uF
EC7
35
P1.05V
220nF
C339
C3921
100nF
10V
8
10V
14
7 11
22000nF-X5R
C304
P1.05V
27
P1.05V
6.3V
20%
13
16
32
34
19
22
49
50
0 4
10V
C369
4700nF
2200nF
C377
10V
P1.05V
58
17
20
0
8
9
12
29
30
5
25
28
C204
470nF
16V
R151
2K
1%
34
10V
C221
100nF
31
33
37
38
10V
C376
220nF
22-D2
29
100nF
C317
10V
4
18
53
54
14
1
2
3
18
5
6
30
17
414245
46
10
EC8
220uF
2.5V
AD
21
229262425
470nF
C335
MCH1_CFG6_MN
16V
CPU1_RS0#
CPU1_RS1#
CPU1_RS2#
CPU1_TRDY#
CPU1_REQ#(4:0)
CPU1_DPWR#
MCH1_HVREF
MCH1_VTTLF1_MN
MCH1_VTTLF2_MN
MCH1_VTTLF3_MN
MCH1_H_RCOMP_MN
MCH1_HXSWING
MCH1_HVREF
CPU1_BSEL0
CPU1_BSEL1
CPU1_BSEL2
CPU1_D#(63:0)
CPU1_A#(35:3)
CPU1_ADS#
CPU1_ADSTB0#
CPU1_ADSTB1#
CPU1_BNR#
CPU1_BPRI#
CPU1_BREQ#
CPU1_SLP#
CPU1_CPURST#
CLK0_HCLK1#
CLK0_HCLK1
CPU1_DBSY#
CPU1_DEFER#
CPU1_DBI0#
MCH1_HXSWING
CPU1_DBI1#
CPU1_DBI2#
CPU1_DBI3#
CPU1_DRDY#
CPU1_DSTBN0#
CPU1_DSTBN1#
CPU1_DSTBN2#
CPU1_DSTBN3#
CPU1_DSTBP0#
CPU1_DSTBP1#
CPU1_DSTBP2#
CPU1_DSTBP3#
CPU1_HIT#
CPU1_HITM#
CPU1_LOCK#
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-13
8-14
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
2 OF 5
LVDSHDA
NC RSVD
GFX VCC NCTF
GFX VCC NCTF
GFX VCC
TV VGA
PCIE GFX
PCIE GFX
DMICLKMEPMMISC
1608 Size
RSVD10
RSVD11
RSVD12
RSVD13
ELECTRONICS
DEV. STEPCHECK
SAMSUNG ELECTRONICS CO’S PROPERTY.
1
PART NO.
OF
SAMSUNG
REV
DRAW
Added by EMC
500 ohm for Cantiga
TITLE
EXCEPT AS AUTHORIZED BY SAMSUNG.
APPROVAL
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
14
CANNES
MCH_CANTIGA_PM_DDR2
CANTIGA (2/5)
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
MODULE CODE LAST EDIT
PAGE
DATE
SAMSUNG PROPRIETARY
PROPRIETARY INFORMATION THAT IS
THIS DOCUMENT CONTAINS CONFIDENTIAL
1310
100nF
C627
10
C614
100nF
R203
499
1%
14
C664
100nF
100nF
C658
P3.3V
R170
10K
VCC_AXG_NCTF_59
Y17
VCC_AXG_NCTF_6
AC16
VCC_AXG_NCTF_60
Y19
VCC_AXG_NCTF_7
AC17
VCC_AXG_NCTF_8
AE16
VCC_AXG_NCTF_9
AE17
VCC_AXG_NCTF_49
W17
VCC_AXG_NCTF_5
AB19
VCC_AXG_NCTF_50
W19
VCC_AXG_NCTF_51
W20
VCC_AXG_NCTF_52
W21
VCC_AXG_NCTF_53
W23 W24
VCC_AXG_NCTF_54 VCC_AXG_NCTF_55
W25
VCC_AXG_NCTF_56
W26
VCC_AXG_NCTF_57
W28
VCC_AXG_NCTF_58
Y16
V16
VCC_AXG_NCTF_4
AB17
VCC_AXG_NCTF_40
V17
VCC_AXG_NCTF_41
V19
VCC_AXG_NCTF_42
V21
VCC_AXG_NCTF_43
V23
VCC_AXG_NCTF_44
V24 V25
VCC_AXG_NCTF_45
V26
VCC_AXG_NCTF_46 VCC_AXG_NCTF_47
V28
VCC_AXG_NCTF_48
W16
VCC_AXG_NCTF_3
AB16
VCC_AXG_NCTF_30
AM16
VCC_AXG_NCTF_31
AM17
VCC_AXG_NCTF_32
AM19
VCC_AXG_NCTF_33
AM20
VCC_AXG_NCTF_34
AM21
VCC_AXG_NCTF_35
U16
VCC_AXG_NCTF_36
U19
VCC_AXG_NCTF_37
U20
VCC_AXG_NCTF_38
U21
VCC_AXG_NCTF_39
VCC_AXG_NCTF_2
AA19
VCC_AXG_NCTF_20
AJ16
VCC_AXG_NCTF_21
AJ19
VCC_AXG_NCTF_22
AK16
VCC_AXG_NCTF_23
AK17
VCC_AXG_NCTF_24
AK19 AK20
VCC_AXG_NCTF_25 VCC_AXG_NCTF_26
AK21
VCC_AXG_NCTF_27
AL16
VCC_AXG_NCTF_28
AL19
VCC_AXG_NCTF_29
AL21
AA16
VCC_AXG_NCTF_10
AE19
VCC_AXG_NCTF_11
AF16
VCC_AXG_NCTF_12
AF17
VCC_AXG_NCTF_13
AF19
VCC_AXG_NCTF_14
AG16
VCC_AXG_NCTF_15
AG17 AG19
VCC_AXG_NCTF_16
AH16
VCC_AXG_NCTF_17 VCC_AXG_NCTF_18
AH17
VCC_AXG_NCTF_19
AH19
VCC_AXG_38
Y15
VCC_AXG_39
VCC_AXG_4
AA23
Y21
VCC_AXG_40
Y24
VCC_AXG_41
Y26
VCC_AXG_42
VCC_AXG_5
AA24
VCC_AXG_6
AA25
VCC_AXG_7
AB15
VCC_AXG_8
AB20
VCC_AXG_9
AB23
VCC_AXG_NCTF_1
VCC_AXG_29
AL15
VCC_AXG_3
AA21
VCC_AXG_30
AM14
VCC_AXG_31
AM15
VCC_AXG_32
AN14
VCC_AXG_33
T14 T16
VCC_AXG_34 VCC_AXG_35
T17 U14
VCC_AXG_36
U15
VCC_AXG_37
V15
AE24
VCC_AXG_2
AA20
VCC_AXG_20
AE25
VCC_AXG_21
AF15
VCC_AXG_22
AF20
VCC_AXG_23
AG15
VCC_AXG_24
AG21 AH15
VCC_AXG_25
AH20
VCC_AXG_26 VCC_AXG_27
AJ15
VCC_AXG_28
AJ21
H24
VCC_AXG_1
AA15
VCC_AXG_10
AB25
VCC_AXG_11
AC20
VCC_AXG_12
AC21
VCC_AXG_13
AC23
VCC_AXG_14
AC24
VCC_AXG_15
AE15
VCC_AXG_16
AE20
VCC_AXG_17
AE21
VCC_AXG_18
AE23
VCC_AXG_19
RSVD_9
AY21
G36
SDVO_CTRLCLK
E36
SDVO_CTRLDATA
T20
THERMTRIP#
B12
TSATN#
TVA_DAC
F25
H25
TVB_DAC
TVC_DAC
K25
TV_DCONSEL_0
C31
TV_DCONSEL_1
E32
TV_RTN
RSVD_19
RSVD_2
AH12
RSVD_20
R33
RSVD_21
T24
RSVD_22
T33
RSVD_3
AH13
RSVD_4
AH9
RSVD_5
AK34
RSVD_6
AL34
AM35
RSVD_7
AN35
RSVD_8
AT11
RSVD_1
AH10
RSVD_10
B2
RSVD_11
B31
RSVD_12
BF18
RSVD_13
BF23
RSVD_14
BG23
RSVD_15
BH18
K12
RSVD_16 RSVD_17
M1
M36
RSVD_18
N36
PEG_TX_5
R47 N37
PEG_TX_6
T39
PEG_TX_7 PEG_TX_8
U36 U39
PEG_TX_9
B7
PM_DPRSTP#
N33
PM_EXT_TS#_0
P32
PM_EXT_TS#_1
R29
PM_SYNC#
AT40
PWROK
RSTIN#
J42 L46
PEG_TX_1
Y39
PEG_TX_10
Y46
PEG_TX_11
AA36
PEG_TX_12
AA39
PEG_TX_13
AD42
PEG_TX_14
AD46
PEG_TX_15
M48
PEG_TX_2
M39
PEG_TX_3
M43
PEG_TX_4
AA40
PEG_TX#_14
AD43 AC46
PEG_TX#_15
M47
PEG_TX#_2 PEG_TX#_3
M40 M42
PEG_TX#_4
R48
PEG_TX#_5
N38
PEG_TX#_6
T40
PEG_TX#_7
U37
PEG_TX#_8
U40
PEG_TX#_9
PEG_TX_0
PEG_RX_5
P47 N43
PEG_RX_6
T42
PEG_RX_7 PEG_RX_8
U42 Y42
PEG_RX_9
J41
PEG_TX#_0
M46
PEG_TX#_1
Y40
PEG_TX#_10
AA46
PEG_TX#_11
AA37
PEG_TX#_12 PEG_TX#_13
H43 J44
PEG_RX_1
W47
PEG_RX_10
Y37
PEG_RX_11
AA42
PEG_RX_12
AD36
PEG_RX_13
AC48
PEG_RX_14
AD40
PEG_RX_15
L43
PEG_RX_2
L41
PEG_RX_3
N40
PEG_RX_4
AD37
PEG_RX#_14
AC47 AD39
PEG_RX#_15
L44
PEG_RX#_2 PEG_RX#_3
L40 N41
PEG_RX#_4
P48
PEG_RX#_5
N44
PEG_RX#_6
T43
PEG_RX#_7
U43
PEG_RX#_8
Y43
PEG_RX#_9
PEG_RX_0
B47
NC_9
PEG_CLK
F43
E43
PEG_CLK#
T37
PEG_COMPI
PEG_COMPO
T36
H44
PEG_RX#_0
J46
PEG_RX#_1
Y48
PEG_RX#_10
Y36
PEG_RX#_11
AA43
PEG_RX#_12 PEG_RX#_13
NC_38
D47
NC_39
NC_4
A47
E1
NC_40
E48
NC_41 NC_42
F1
F48
NC_43
NC_5
A5
NC_6
A6
NC_7
B4
NC_8
B45
NC_28
BH43
NC_29
NC_3
A46
NC_30
BH44
NC_31
BH46 BH47
NC_32
BH5
NC_33
BH6
NC_34
C3
NC_35
C46
NC_36
C48
NC_37
D2
NC_19
BF46
NC_2
A44
BF48
NC_20
BG1
NC_21
BG2
NC_22
BG4
NC_23
BG45
NC_24 NC_25
BG47 BG48
NC_26
BH2
NC_27
BH3
M29
NC_1
A43
NC_10
B48
NC_11
BC1
NC_12
BC48
BD1
NC_13 NC_14
BD48
NC_15
BE2
NC_16
BE47
BF1
NC_17
BF3
NC_18
LVDSB_DATA_3
LVDS_IBG
C44
B43
LVDS_VBG
LVDS_VREFH
E37
LVDS_VREFL
E38
L_BKLT_CTRL
L32
L_BKLT_EN
G32
L_CTRL_CLK
M32
L_CTRL_DATA
M33
K33
L_DDC_CLK
L_DDC_DATA
J33
L_VDD_EN
B40
LVDSA_DATA_3
A37
LVDSB_CLK
LVDSB_CLK#
B37
A41
LVDSB_DATA#_0
H38
LVDSB_DATA#_1
G37
LVDSB_DATA#_2
LVDSB_DATA#_3
J37
B42
LVDSB_DATA_0
G38
LVDSB_DATA_1
F37
LVDSB_DATA_2
K37
A28
H36
ICH_SYNC#
LVDSA_CLK
C40
C41
LVDSA_CLK#
H47
LVDSA_DATA#_0
E46
LVDSA_DATA#_1
LVDSA_DATA#_2
G40
A40
LVDSA_DATA#_3
H48
LVDSA_DATA_0
D45
LVDSA_DATA_1
F40
LVDSA_DATA_2
GFX_VID_0
B33
GFX_VID_1
B32
GFX_VID_2
G33
GFX_VID_3
F33
E33
GFX_VID_4
GFX_VR_EN
C34
B28
HDA_BCLK
B30
HDA_RST#
B29
HDA_SDI
C29
HDA_SDO
HDA_SYNC
DMI_TXN_2
AE46
DMI_TXN_3
AH42
DMI_TXP_0
AD35
DMI_TXP_1
AE44
DMI_TXP_2
AF46
DMI_TXP_3
AH43
DPLL_REF_CLK
B38
A38
DPLL_REF_CLK#
DPLL_REF_SSCLK
E41
F41
DPLL_REF_SSCLK#
R32
DPRSLPVR
DDPC_CTRLDATA
DMI_RXN_0
AE41
DMI_RXN_1
AE37
DMI_RXN_2
AE47
DMI_RXN_3
AH39
AE40
DMI_RXP_0
DMI_RXP_1
AE38
DMI_RXP_2
AE48
DMI_RXP_3
AH40
DMI_TXN_0
AE35
DMI_TXN_1
AE43
CRT_BLUE
E28
CRT_DDC_CLK
H32
CRT_DDC_DATA
J32
CRT_GREEN
G28
CRT_HSYNC
J29
G29
CRT_IRTN
CRT_RED
J28
CRT_TVO_IREF
E29
CRT_VSYNC
L29
N28
DDPC_CTRLCLK
M28
U513-2
EB88CTPM
0904-002376
K36
CLKREQ#
CL_CLK
AH37
AH36
CL_DATA
AN36
CL_PWROK
AJ35
CL_RST#
AH34
CL_VREF
8
C631
100nF
100nF
C615
100nF
C660
C652
100nF
1310
2 1512
2 5
3
1%
100
R212
15 7
1K
R201
1%
10 13
10V
C372
100nF
5
11
2
C670
100nF
9
12 15
TP2105
0.1nF
C3899
50V
nostuff
100nF
C635
7
C624
100nF
4
94
C674
100nF
15
100nF
C665
12
112
0
R183
C639
100nF
100nF
C630
4 7
C683
100nF
14
100nF
C679
100nF
C669
C661
100nF
54
100nF
C601
3
100nF
C680
0
10
nostuff
R164
0
C657
100nF
13
100nF
C648
8 11
0 3
C613
100nF
0 3
14
1
76
100nF
C651
C644
100nF
P1.05V_PEG
100nF
C643
8
C636
100nF
14 1
5
C682
100nF
1
100nF
C675
6
6 9
12
C647
100nF
100nF
C640
R188
49.9 1%
R175
10K 1%
P1.05V
1%10K
R178
8 11
P1.05V
R157
56
6 9
PEG1_TXN13_C_MN
PEG1_TXN12_C_MN
PEG1_TXN15_C_MN
PEG1_TXN14_C_MN
PLT3_RST#_R_MN
KBC3_PWRGD
CPU1_THRMTRIP#
MCH3_EXTTS1#
MCH3_ICHSYNC#
MCH3_CLKREQ#
MCH1_SDVO_CTRLDATA_MN
MCH3_EXTTS1#
MCH3_EXTTS0#
PLT3_RST#
PEG1_TXN3_C_MN
PEG1_TXN2_C_MN
PEG1_TXN5_C_MN
PEG1_TXN4_C_MN
PEG1_TXN7_C_MN
PEG1_TXN6_C_MN
PEG1_TXN9_C_MN
PEG1_TXN8_C_MN
PEG1_TXN11_C_MN
PEG1_TXN10_C_MN
PEG1_TXP11_C_MN
PEG1_TXP10_C_MN
PEG1_TXP13_C_MN
PEG1_TXP12_C_MN
PEG1_TXP15_C_MN
PEG1_TXP14_C_MN
PEG1_TXN1_C_MN
PEG1_TXN0_C_MN
PEG1_TXP5_C_MN
PEG1_TXP4_C_MN
PEG1_TXP7_C_MN
PEG1_TXP6_C_MN
PEG1_TXP9_C_MN
PEG1_TXP8_C_MN
PEG1_TXP(15:0)
PEG1_TXP1_C_MN
PEG1_TXP0_C_MN
PEG1_TXP3_C_MN
PEG1_TXP2_C_MN
PEG1_TXN(15:0)
CHP3_DPRSLPVR
CHP3_PM_SYNC#
CPU1_THRMTRIP#_R_MN
MCH1_TSATN#_MN
CPU1_DPRSTP#
PEG1_RXN(15:0)
PEG1_RXP(15:0)
MCH1_COMPIO_R_MN
MCH3_CLKREQ#
MCH1_CL_VREF_MN
CLK1_MCH3GPLL#
CLK1_MCH3GPLL
CHP3_CL_RST_0#
MCH3_EXTTS0#
DMI1_TXN_0
DMI1_TXP_0
DMI1_TXN_1
DMI1_TXP_1
DMI1_TXN_2
DMI1_TXP_2
DMI1_TXN_3
DMI1_TXP_3
DMI1_RXN_0
DMI1_RXP_0
DMI1_RXN_1
DMI1_RXP_1
DMI1_RXN_2
DMI1_RXP_2
DMI1_RXN_3
DMI1_RXP_3
CHP3_CL_CLK_0
CHP3_CL_DATA_0
KBC3_PWRGD
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
3 OF 5
SYSTEM MEMORY A
SYSTEM MEMORY A
SYSTEM MEMORY B
SYSTEM MEMORY B
SM_RCOMP# : 80 ohm to VSS
EXCEPT AS AUTHORIZED BY SAMSUNG.
LAST EDIT
SAMSUNG ELECTRONICS CO’S PROPERTY.
SAMSUNG PROPRIETARY
OF
ELECTRONICS
APPROVAL
1
PAGE
DEV. STEP
SAMSUNG
MODULE CODE
CHECK
TITLE
PROPRIETARY INFORMATION THAT IS
PLACE EACH CAP NEAR AV42 PIN
DATE
SM_RCOMP : 80 ohm to P1.8V_AUX
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
CANTIGA (3/5)
MCH_CANTIGA_PM_DDR2
CANNES
6715
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
PART NO.
Cantiga
SM_PWROK
DDR2 : GND
DDR3 : Connect to VRM.
DDR2
REV
Route as short as possible
DRAW
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
THIS DOCUMENT CONTAINS CONFIDENTIAL
5
11
7
1
3
1
5
50
1
1
54
1%
R226
80.6
10nF
C425
25V
7
9
25V
C419
10nF
5
36 52
1%73.01K
R227
10V
5
3
44
C427
2200nF
6058
nostuff
10V
100nF
C408
5634
2180
3
48
7
13
3
R231
1K
4240
1%
38
80.6
R232
1%
1
3216
14
3026
14
2824
C407
100nF
2220
10V
nostuff
4614
P1.8V_AUX
6212
0
SM_DRAMRST#
AR36
SM_PWROK
SM_RCOMP
BG22
BH21
SM_RCOMP#
BF28
SM_RCOMP_V_OH
BH28
SM_RCOMP_V_OL
BF17
SM_REXT
AV42
SM_VREF
10
AW25
SB_MA_4
BB28
SB_MA_5
AU28
SB_MA_6
AW28
SB_MA_7
AT33
SB_MA_8
BD33
SB_MA_9
BF15
SB_ODT_0
AY13
SB_ODT_1
AU17
SB_RAS#
BF14
SB_WE#
BC36
SB_DQ_8
AU46
SB_DQ_9
AV17
SB_MA_0
BA25
SB_MA_1
BB16
SB_MA_10
AW33
SB_MA_11
AY33
SB_MA_12
BH15
SB_MA_13
AU33
SB_MA_14
BC25
SB_MA_2
AU25
SB_MA_3
AL1
SB_DQ_56
AL2
SB_DQ_57
AJ1
SB_DQ_58
AH1
SB_DQ_59
AM48
SB_DQ_6
AM2
SB_DQ_60
AM3
SB_DQ_61
AH3
SB_DQ_62
AJ3
SB_DQ_63
AP48
SB_DQ_7
AU47
BA1
SB_DQ_46
BD3
SB_DQ_47
AV2
SB_DQ_48
AU3
SB_DQ_49
AJ48
SB_DQ_5
AR3
SB_DQ_50
AN2
SB_DQ_51
AY2
SB_DQ_52
AV1
SB_DQ_53
AP3
SB_DQ_54
AR1
SB_DQ_55
SB_DQ_36
BF11
SB_DQ_37
BF8
SB_DQ_38
BG7
SB_DQ_39
AJ46
SB_DQ_4
BC5
SB_DQ_40
BC6
SB_DQ_41
AY3
SB_DQ_42
AY1
SB_DQ_43
BF6
SB_DQ_44
BF5
SB_DQ_45
BG35
SB_DQ_27
BH40
SB_DQ_28
BG39
SB_DQ_29
AP46
SB_DQ_3
BG34
SB_DQ_30
BH34
SB_DQ_31
BH14
SB_DQ_32
BG12
SB_DQ_33
BH11
SB_DQ_34
BG8
SB_DQ_35
BH12
BC44
SB_DQ_17
BG43
SB_DQ_18
BF43
SB_DQ_19
AP47
SB_DQ_2
BE45
SB_DQ_20
BC41
SB_DQ_21
BF40
SB_DQ_22
BF41
SB_DQ_23
BG38
SB_DQ_24
BF38
SB_DQ_25
BH35
SB_DQ_26
SB_DQS_6
AN6
SB_DQS_7
AK47
SB_DQ_0
AH46
SB_DQ_1
BA48
SB_DQ_10
AY48
SB_DQ_11
AT47
SB_DQ_12
AR47
SB_DQ_13
BA47
SB_DQ_14
BC47
SB_DQ_15
BC46
SB_DQ_16
SB_DQS#_3
BG9
SB_DQS#_4
BC2
SB_DQS#_5
AT2
SB_DQS#_6
AN5
SB_DQS#_7
AL47
SB_DQS_0
AV48
SB_DQS_1
BG41
SB_DQS_2
BG37
SB_DQS_3
BH9
SB_DQS_4
BB2
SB_DQS_5
AU1
AY47
SB_DM_1
BD40
SB_DM_2
BF35
SB_DM_3
BG11
SB_DM_4
BA3
SB_DM_5
AP1
SB_DM_6
AK2
SB_DM_7
AL46
SB_DQS#_0
AV47
SB_DQS#_1
BH41
SB_DQS#_2
BH37
SB_BS_2
BG16
SB_CAS#
AU24
SB_CK#_0
AV20
SB_CK#_1
AY36
SB_CKE_0
BB36
SB_CKE_1
AV24
SB_CK_0
AU20
SB_CK_1
AV16
SB_CS#_0
AR13
SB_CS#_1
AM47
SB_DM_0
BD24
SA_MA_6
BG27
SA_MA_7
BF25
SA_MA_8
AW24
SA_MA_9
BD17
SA_ODT_0
AY17
SA_ODT_1
BB20
SA_RAS#
AY20
SA_WE#
BC16
SB_BS_0
BB17
SB_BS_1
BB33
BA21
SA_MA_0
BC24
SA_MA_1
BC21
SA_MA_10
BG26
SA_MA_11
BH26
SA_MA_12
BH17
SA_MA_13
AY25
SA_MA_14
BG24
SA_MA_2
BH24
SA_MA_3
BG25
SA_MA_4
BA24
SA_MA_5
SA_DQ_57
AJ9
SA_DQ_58
AJ8
SA_DQ_59
AM44
SA_DQ_6
AN12
SA_DQ_60
AM13
SA_DQ_61
AJ11
SA_DQ_62
AJ12
SA_DQ_63
AM42
SA_DQ_7
AN43
SA_DQ_8
AN44
SA_DQ_9
AV5
SA_DQ_48
AV7
SA_DQ_49
AJ40
SA_DQ_5
AT9
SA_DQ_50
AN8
SA_DQ_51
AU5
SA_DQ_52
AU6
SA_DQ_53
AT5
SA_DQ_54
AN10
SA_DQ_55
AM11
SA_DQ_56
AM5
BD12
SA_DQ_38
BC12
SA_DQ_39
AJ36
SA_DQ_4
BB9
SA_DQ_40
BA9
SA_DQ_41
AU10
SA_DQ_42
AV9
SA_DQ_43
BA11
SA_DQ_44
BD9
SA_DQ_45
AY8
SA_DQ_46
BA6
SA_DQ_47
SA_DQ_28
BB38
SA_DQ_29
AM38
SA_DQ_3
AV36
SA_DQ_30
AW36
SA_DQ_31
BD13
SA_DQ_32
AU11
SA_DQ_33
BC11
SA_DQ_34
BA12
SA_DQ_35
AU13
SA_DQ_36
AV13
SA_DQ_37
BD43
SA_DQ_19
AN38
SA_DQ_2
AV41
SA_DQ_20
AY43
SA_DQ_21
BB41
SA_DQ_22
BC40
SA_DQ_23
AY37
SA_DQ_24
BD38
SA_DQ_25
AV37
SA_DQ_26
AT36
SA_DQ_27
AY38
AJ38
SA_DQ_0
AJ41
SA_DQ_1
AU40
SA_DQ_10
AT38
SA_DQ_11
AN41
SA_DQ_12
AN39
SA_DQ_13
AU44
SA_DQ_14
AU42
SA_DQ_15
AV39
SA_DQ_16
AY44
SA_DQ_17
BA40
SA_DQ_18
SA_DQS#_5
AU9
SA_DQS#_6
AM8
SA_DQS#_7
AJ44
SA_DQS_0
AT44
SA_DQS_1
BA43
SA_DQS_2
BC37
SA_DQS_3
AW12
SA_DQS_4
BC8
SA_DQS_5
AU8
SA_DQS_6
AM7
SA_DQS_7
AU39
SA_DM_3
BB12
SA_DM_4
AY6
SA_DM_5
AT7
SA_DM_6
AJ5
SA_DM_7
AJ43
SA_DQS#_0
AT43
SA_DQS#_1
BA44
SA_DQS#_2
BD37
SA_DQS#_3
AY12
SA_DQS#_4
BD8
AR24
SA_CK#_0
AR21
SA_CK#_1
BC28
SA_CKE_0
AY28
SA_CKE_1
AP24
SA_CK_0
AT21
SA_CK_1
BA17
SA_CS#_0
AY16
SA_CS#_1
AM37
SA_DM_0
AT41
SA_DM_1
AY41
SA_DM_2
EB88CTPM
U513-3
BD21
SA_BS_0
BG18
SA_BS_1
AT25
SA_BS_2
BD20
SA_CAS#
6
P1.8V_AUX
8
0904-002376
4
10
2
1K
R219
1%
13
9211
73501125
71317
1%
R225
499
5216335763
8
2434
1
57
0
23 53
4556
2200nF
C421
49 51
10V
4476
0252
4539
6
5 35
2374
61
15
6357
30
59
597
5551 53
19
49
21 61
45
17
4741
41
4339
12
35
0
3731
31
33
10
29
4
237 19
29
21
3 33
17
0
13
13
15
2
1
11
34
2
0 3 5 27
0
1
116
0
8
6
4
403216
0
27 54
028426
259
2214 36
4
48
6
62529
8
4 6018 5642 5044
12
38
6
2
2
24
10
2620 58
MEM1_ODT3
CLK1_MCLK3#
CLK1_MCLK3
MEM1_ODT1
MEM1_CKE2
MEM1_ODT0
MCH1_SM_RCOMP#_MN
MCH1_SM_RCOMP_MN
MEM1_VREF
MCH1_SM_RCOMP_V_OH_MN
MCH1_SM_RCOMP_V_OL_MN
MEM1_VREF
MEM1_SM_REXT_MN
46
MEM1_ABS(2:0)
MEM1_BDQ(63:0)
MEM1_ADQ(63:0)
MEM1_ARAS#
MEM1_ACAS#
MEM1_AWE#
MEM1_CS1#
MEM1_ADM(7:0)
MEM1_ADQS#(7:0)
MEM1_ADQS(7:0)
MEM1_AMA(14:0)
MEM1_BBS(2:0)
MEM1_BRAS#
MEM1_BCAS#
MEM1_BWE#
MEM1_BDM(7:0)
MEM1_BDQS#(7:0)
MEM1_BDQS(7:0)
MEM1_BMA(14:0)
MEM1_CS0#
MEM1_CKE0
MEM1_CS2#
MEM1_CKE1
MEM1_CS3#
CLK1_MCLK2#
MEM1_CKE3
CLK1_MCLK0#
CLK1_MCLK0
CLK1_MCLK1#
CLK1_MCLK1
MEM1_ODT2
CLK1_MCLK2
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-15
8-16
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
VCCA_SMVCCA_SM_CKVCCA_SM_CK_NCTF
VCC AXGCRT / TV POWERLVDS POWER
4 OF 5
VCC_SM
VCC HADVCC_HVPEG POWER
AXG SENSE
VCC_SM_CKVCC_SM_LF
VCC AXG
PLL POWER
THIS DOCUMENT CONTAINS CONFIDENTIAL
MODULE CODE
PART NO.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
ELECTRONICS
CHECK
2A routing
REV
Cantiga : 1.5V
PAGE
DATEDRAW
SAMSUNG PROPRIETARY
EXCEPT AS AUTHORIZED BY SAMSUNG.
PROPRIETARY INFORMATION THAT IS
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
CANTIGA (4/5)
MCH_CANTIGA_PM_DDR2
CANNES
6716
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
TITLE
SAMSUNG
LAST EDIT
SAMSUNG ELECTRONICS CO’S PROPERTY.
APPROVAL
DEV. STEP
OF
1
P1.05V_PEG
C379
10V
4700nF
6.3V
22000nF-X5R
C399
1000nF-X5R
C403
6.3V
20%
2
1000nF
C366
6.3V
D518
BAT54A
3
1
C398
22000nF-X5R
20%
6.3V
P1.05V
25V
10nF
C276
10V
C361
4700nF-X5R
BD16
VCC_SM_NC_7
VCC_TX_LVDS
K47 AH14
VSS_AXG_SENSE
0
R171
AV21
VCC_SM_LF_4
AV44
VCC_SM_LF_5
AY5
VCC_SM_LF_6
BA37
VCC_SM_LF_7
BB13
VCC_SM_NC_1
AT13
AW13
VCC_SM_NC_2
VCC_SM_NC_3
AW16
BA36
VCC_SM_NC_4
BB21
VCC_SM_NC_5
BB24
VCC_SM_NC_6
VCC_SM_6
AR29
VCC_SM_7
AR32
VCC_SM_8
AT29
VCC_SM_9
AT32
BF20
VCC_SM_CK_1
VCC_SM_CK_2
BF21
VCC_SM_CK_3
BG20
VCC_SM_CK_4
BH20
VCC_SM_LF_1
AM10
VCC_SM_LF_2
AM40
VCC_SM_LF_3
VCC_SM_28
BF32
VCC_SM_29
BG29
VCC_SM_3
AP29
VCC_SM_30
BG30
VCC_SM_31
BG31
VCC_SM_32
BG32
VCC_SM_33
BH29
BH31
VCC_SM_34
VCC_SM_35
BH32
VCC_SM_4
AP32
VCC_SM_5
AP33
BA29
VCC_SM_19
BA32
VCC_SM_2
AN33
VCC_SM_20
BB29
VCC_SM_21
BB32
VCC_SM_22
BC29
VCC_SM_23
BC32
VCC_SM_24
BD29
VCC_SM_25
BD32
VCC_SM_26
BF29
VCC_SM_27
BF31
VCC_PEG_5
V48
VCC_SM_1
AN32
VCC_SM_10
AU29
VCC_SM_11
AU32
AV29
VCC_SM_12
VCC_SM_13
AV32
VCC_SM_14
AW29
VCC_SM_15
AW32
VCC_SM_16
AY29
VCC_SM_17
AY32
VCC_SM_18
AG47
VCC_DMI_2
AH47
VCC_DMI_3
AH48
VCC_DMI_4
A32
VCC_HDA
VCC_HV_1
A35
VCC_HV_2
B35
C35
VCC_HV_3
VCC_PEG_1
U46
VCC_PEG_2
U47
VCC_PEG_3
U48
VCC_PEG_4
V47
VCCD_HPLL
AF1
VCCD_LVDS_1
L37
VCCD_LVDS_2
M38
VCCD_PEG_PLL
AA47
VCCD_QDAC
L28
VCCD_TVDAC
M25
A21
VCC_AXF_1
VCC_AXF_2
B21
B22
VCC_AXF_3
AJ14
VCC_AXG_SENSE
AF48
VCC_DMI_1
VCCA_SM_CK_5
AL23
VCCA_SM_CK_NCTF_1
AL24
VCCA_SM_CK_NCTF_2
AL25
VCCA_SM_CK_NCTF_3
AM23
VCCA_SM_CK_NCTF_4
AM24
VCCA_SM_CK_NCTF_5
AM25
VCCA_SM_CK_NCTF_6
VCCA_SM_CK_NCTF_7
AM26
AM28
VCCA_SM_CK_NCTF_8
A24
VCCA_TV_DAC_1
B24
VCCA_TV_DAC_2
VCCA_SM_4
AP17
VCCA_SM_5
AP20
VCCA_SM_6
AR16
VCCA_SM_7
AR17
VCCA_SM_8
AR20
VCCA_SM_9
AT16
VCCA_SM_CK_1
AN24
VCCA_SM_CK_2
AN25
AN28
VCCA_SM_CK_3
AP25
VCCA_SM_CK_4
AP28
A25
VCCA_DPLLA
F47
VCCA_DPLLB
L48
VCCA_HPLL
AD1
VCCA_LVDS
J48
VCCA_MPLL
AE1
VCCA_PEG_BG
AD48
VCCA_PEG_PLL
AA48
VCCA_SM_1
AN17
VCCA_SM_2
AN20
VCCA_SM_3
AP16
0904-002376
EB88CTPM
U513-4
VCCA_CRT_DAC_1
B27
VCCA_CRT_DAC_2
A26
VCCA_DAC_BG
EC10
220uF
2.5V
AD
100nF
C666
10V
22000nF-X5R
C655
6.3V
20%
C334
22000nF-X5R
20%
6.3V
C414
100nF
10V
nostuff
220nF
C405
10V
470nF
C375
P1.8V_AUX
16V
100nF
C378
P1.05V
nostuff
10V
C402
2200nF
10V
BLM18PG181SN1
B25
1
R200
20%
6.3V
C331
22000nF-X5R
10000nF
6.3V
C673
AD
2.5V
220uF
EC9
0
R205
P1.5V
nostuff
P1.05V
INSTPAR
SHORT503
C411
1000nF-X5R6.3V
10V
C656
4700nF-X5R
EC508
220uF
2.5V
AD
P1.05V
10V
C406
220nF
10V
P1.5V
100nF
C367
10V
C353
100nF
nostuff
0
R204
P1.8V_AUX
B29
BLM18PG181SN1
1
1
R233
R199
P1.05V
6.3V
10000nF
C226
C277
10V
nostuff
100nF
6.3V
C426
10000nF
SHORT504
INSTPAR
100nF
C360
10V
10V
C364
100nF
10V
C410
100nF
P1.05V
BLM18PG181SN1
B515
R650
1
22000nF-X5R
C392
6.3V
20%
6.3V
C373
1000nF
P1.05V
1%
12.1
R621
P3.3V
10V
C423
100nF
C333
6.3V
20%
22000nF-X5R
100nF
C599
10V
100nF
C415
10V
P1.05V
100nF
C380
10V
P1.05V_PEG
R173
0
nostuff
MCH1_P3.3V_HV_R_MN
MCH1_P1.05V_PEG_PLL_R_MN
MCH1_VSS_AXG_SENSE_MN
MCH1_VCC_AXG_SENSE_MN
10V
C292
100nF
MCH1_VCC_SM_LF_5_MN
MCH1_VCC_SM_LF_6_MN
MCH1_VCC_SM_LF_2_MN
MCH1_VCC_SM_LF_3_MN
MCH1_VCC_SM_LF_1_MN
MCH1_VCC_SM_LF_7_MN
MCH1_P1.05V_PEG_PLL_MN
MCH1_P1.05V_MPLL_R_MN
MCH1_P1.05V_MPLL_MN
MCH1_P1.8VAUX_SM_CK_R_MN
MCH1_P1.8VAUX_SM_CK_MN
MCH1_P1.5V_QDAC_MN
MCH1_VCC_SM_LF_4_MN
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
5 OF 5
VSS
VSS
VSS
VSS
VSS
VSS SCB VSS NCTF VSS
TV & LVDS
VSS
SAMSUNG
THIS DOCUMENT CONTAINS CONFIDENTIAL
REV
ELECTRONICS
EXCEPT AS AUTHORIZED BY SAMSUNG.
PART NO.
PROPRIETARY INFORMATION THAT IS
LAST EDIT
SAMSUNG PROPRIETARY
1
DEV. STEPCHECK
SAMSUNG ELECTRONICS CO’S PROPERTY.
APPROVAL
MODULE CODE
OF
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
CANTIGA (5/5)
MCH_CANTIGA_PM_DDR2
CANNES
6717
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
TITLEDATEDRAW
PAGE
VSS_NCTF_9
AL17
VSS_SCB_1
A3
VSS_SCB_2
A48
VSS_SCB_3
BH1
VSS_SCB_4
BH48
VSS_SCB_5
C1
U23
VSS_NCTF_14
U26
VSS_NCTF_15
V20
VSS_NCTF_16
V32
VSS_NCTF_2
AB29
VSS_NCTF_3
AB32
VSS_NCTF_4
AC19
VSS_NCTF_5
AF29
VSS_NCTF_6
AF32
VSS_NCTF_7
AJ17
VSS_NCTF_8
AJ30
VSS_94
AN13
VSS_95
AN16
VSS_96
AN21
VSS_97
AN29
VSS_98
AN37
VSS_99
AN40
VSS_NCTF_1
AA17
VSS_NCTF_10
AL20
VSS_NCTF_11
AM29
VSS_NCTF_12
U17
VSS_NCTF_13
VSS_84
AM12
VSS_85
AM34
VSS_86
AM36
VSS_87
AM39
VSS_88
AM41
VSS_89
AM43
VSS_9
AA1
VSS_90
AM46 AM6
VSS_91 VSS_92
AM9
VSS_93
AN11
AJ37
VSS_75
AJ39
VSS_76
AJ42
VSS_77
AJ47
VSS_78
AJ7
VSS_79
AK15
VSS_8
A34
VSS_80
AL3
VSS_81
AL33
VSS_82
AL48
VSS_83
AM1
VSS_65
AH8
VSS_66
AJ10
VSS_67
AJ13
VSS_68
AJ2
VSS_69
AJ20
VSS_7
A31
VSS_70
AJ24
VSS_71
AJ25
VSS_72
AJ28
VSS_73
AJ34
VSS_74
VSS_55
AH2
VSS_56
AH21
VSS_57
AH24
VSS_58
AH26
VSS_59
AH33
VSS_6
A29
VSS_60
AH35
VSS_61
AH38
AH41
VSS_62
VSS_63
AH44
VSS_64
AH5
AF2
VSS_46
AF21
VSS_47
AF24
VSS_48
AF26
VSS_49
AF34
VSS_5
A23
VSS_50
AF47
VSS_51
AG20
VSS_52
AG23
VSS_53
AG28
VSS_54
AH11
VSS_36
AE10
VSS_37
AE13
VSS_38
AE2
VSS_39
AE28
VSS_4
A20
VSS_40
AE34
VSS_41
AE36
VSS_42
AE39
VSS_43
AE42
VSS_44
AE7
VSS_45
Y25
VSS_340
Y28
VSS_341
Y35
VSS_342
Y38
VSS_343
Y41
VSS_344
Y44
VSS_345
Y47
VSS_346Y5VSS_347Y8VSS_348
VSS_349
AJ6
VSS_35
AD9
U41
VSS_331
U44
VSS_332
V46
VSS_333
W15
VSS_334
W34
VSS_335
Y11
VSS_336Y2VSS_337
Y20
VSS_338
Y23
VSS_339
VSS_34
AD5 T38
VSS_321
T41
VSS_322
T44
VSS_323
T47
VSS_324
U24
VSS_325
U25
VSS_326
U28
VSS_327
U29
VSS_328
U35
VSS_329
VSS_33
AD47
U38
VSS_330
VSS_311
P33
VSS_312
P36
P46
VSS_313
R17
VSS_314
R21
VSS_315
R24
VSS_316R3VSS_317
R46
VSS_318
T29
VSS_319VSS_32
AD44
T35
VSS_320
N25
VSS_302
N29
VSS_303
N32
VSS_304
N39
VSS_305
N42
VSS_306
N47
VSS_307N7VSS_308P1VSS_309
P28
VSS_31
AD41
P3
VSS_310
VSS_293
M21
VSS_294
M41
VSS_295
M44
VSS_296M6VSS_297
N11
VSS_298
N13
VSS_299
N16
VSS_3
A18
VSS_30
AD38
VSS_300
N20
VSS_301
VSS_283
L33
VSS_284
L36
VSS_285
L39
VSS_286
L42
VSS_287
L47
VSS_288L5VSS_289
L8
VSS_29
AD2
VSS_290
M10
VSS_291
M17
VSS_292
M2
K2
VSS_274
K20
VSS_275
K24
VSS_276
K28
VSS_277
K29
VSS_278
K32
VSS_279
L12
VSS_28
AD12
VSS_280
L13
VSS_281
L24
L25
VSS_282
VSS_264
J21
VSS_265
J24
VSS_266
J25
VSS_267
J36
VSS_268
J38
VSS_269
J43
VSS_27
AC25
VSS_270J5VSS_271J7VSS_272
K16
VSS_273
VSS_254H1VSS_255
H17
VSS_256
H28
VSS_257
H29
VSS_258
H33
VSS_259
H37
VSS_26
AC2
VSS_260
H40
VSS_261
H46
VSS_262H5VSS_263
J12
F5
VSS_245
G11
VSS_246
G13
VSS_247
G16
VSS_248
G21
VSS_249
G24
VSS_25
AC15
VSS_250
G25
VSS_251
G41
VSS_252
G47
G9
VSS_253
VSS_235
F24
VSS_236
F28
VSS_237
F29
VSS_238
F3
VSS_239
F32
VSS_24
AB47
VSS_240
F36
VSS_241
F38
VSS_242
F44
VSS_243
F46
VSS_244
VSS_225
C38
VSS_226
C43
VSS_227
C6
VSS_228
E13
VSS_229
E16
VSS_23
AB33
VSS_230
E24
VSS_231
E25
VSS_232
E40
VSS_233
E8
VSS_234
F20
BH38
VSS_216
BH8
VSS_217
C11
VSS_218
C14
VSS_219
C17
VSS_22
AB28
VSS_220
C20
VSS_221
C26
VSS_222
C28
VSS_223
C32 C37
VSS_224
VSS_206
BG21
VSS_207
BG28
VSS_208
BG33
VSS_209
BG36
VSS_21
AB26
VSS_210
BG40
VSS_211
BG42
VSS_212
BG6
VSS_213
BH23
VSS_214
BH25
VSS_215
VSS_197
BF37
VSS_198
BF44
VSS_199
BF9
VSS_2
A15
VSS_20
AB24
VSS_200
BG10
VSS_201
BG13
VSS_202
BG14
VSS_203
BG15
VSS_204
BG17
VSS_205
BG19
BD28
VSS_188
BD36
VSS_189
BD41
VSS_19
AB21
VSS_190
BD46
VSS_191
BD6
VSS_192
BE4
VSS_193
BF12
VSS_194
BF24
VSS_195
BF26
BF34
VSS_196
VSS_178
BC17
VSS_179
BC20
VSS_18
AA7
VSS_180
BC3
VSS_181
BC33
VSS_182
BC38
VSS_183
BC43
VSS_184
BC9
VSS_185
BD11
VSS_186
BD25
VSS_187
VSS_168
BA38
VSS_169
BA46
VSS_17
AA44
VSS_170
BA5
VSS_171
BB11
VSS_172
BB25
VSS_173
BB37
VSS_174
BB40
VSS_175
BB47
VSS_176
BB8
VSS_177
BC13
B39
VSS_159
B41
VSS_16
AA41
VSS_160B8VSS_161B9VSS_162
BA13
VSS_163
BA16
VSS_164
BA2
VSS_165
BA20
VSS_166
BA28
BA33
VSS_167
VSS_149
AY11
VSS_15
AA38
VSS_150
AY24
VSS_151
AY42
VSS_152
AY46
VSS_153
AY7
VSS_154
B23
VSS_155
B26
VSS_156
B34
VSS_157
B36
VSS_158
VSS_139
AV43
VSS_14
AA35
VSS_140
AV46
VSS_141
AV6
VSS_142
AV8
VSS_143
AW17
VSS_144
AW2
VSS_145
AW20
VSS_146
AW21
VSS_147
AW37
VSS_148
AW47
AU43
VSS_13
AA26
VSS_130
AU48
VSS_131
AU7
VSS_132
AV10
VSS_133
AV12
VSS_134
AV25
VSS_135
AV28
VSS_136
AV3
VSS_137
AV33
AV40
VSS_138
VSS_12
AA14
VSS_120
AT42
VSS_121
AT6
VSS_122
AT8
VSS_123
AU16
VSS_124
AU2
VSS_125
AU21
VSS_126
AU36
VSS_127
AU38
VSS_128
AU41
VSS_129
VSS_11
AA12
VSS_110
AR46
VSS_111
AR48
VSS_112
AT10
VSS_113
AT12
VSS_114
AT17
VSS_115
AT20
VSS_116
AT24
VSS_117
AT28
VSS_118
AT37
VSS_119
AT39
AA10
VSS_100
AN42
VSS_101
AN47
VSS_102
AN7
VSS_103
AN9
VSS_104
AP2
VSS_105
AP21
VSS_106
AR2
VSS_107
AR25
VSS_108
AR28 AR33
VSS_109
U513-5
EB88CTPM
0904-002376
VSSA_DAC_BG
B25
VSSA_LVDS
J47
VSS_1
A12
VSS_10
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-17
8-18
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
1/2
2/2
3
C
TITLE
B
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
D
A
PAGE
4
D
Place near SO-DIMM0
2
DDR SO-DIMM #0
3
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
SAMSUNG ELECTRONICS CO’S PROPERTY.
EMC request
SAMSUNG
PART NO.
ME POWER RAIL UNDER ME ENABLE
1
LAST EDIT
ELECTRONICS
1
PROPRIETARY INFORMATION THAT IS
OF
DATE
C
EXCEPT AS AUTHORIZED BY SAMSUNG.
Place one cap close to every 2 pull-up resistors terminated to P0.9V
A
THIS DOCUMENT CONTAINS CONFIDENTIAL
DRAW
MODULE CODE
DEV. STEP
APPROVAL
2
4
B
SAMSUNG PROPRIETARY
CHECK
REV
nostuff
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
SODIMM_DDR2 #1
SODIMM_DDR2
CANNES
6718
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
0.012nF
C3914
50V
nostuff
50V
C3915
0.012nF
nostuff
50V
C3913
0.012nF
4
323334
31
10V
100nF
C3605
40
P3.3V
P1.8V_AUX
38
57
58
224 56
495051
1
1
48
43
C889
10V
2200nF
1
42
10
1308
739
0
7
6
6
2
5
14
18
7
nostuff
151617
0
0.012nF
C3916
50V
7
0
345
2200nF
C3625
10V
124191011
14
10K 1%
10K 1%
R387
R388
5
6
242526323
100nF
C862
10V10V
C927
100nF
12
100nF
C3607
10V
9211
2200nF
10V
C3585
100nF
10V
C3210
2200nF
C3749
10V
8
nostuff
P1.8V_AUX
AD
2.5V
EC522
220uF
61
62
54
P0.9V
5
2200nF
100nF
C3773
10V
3
10V
C911
10V
C909
100nF
nostuff
1
10V
100nF
C3606
10V
C3604
100nF
6
100nF
C3556
10V
10V
C895
100nF
C3586
10V
100nF
nostuff
nostuff
10V
C3366
100nF
1
2
100nF
C3393
10V
13
0
12
13
644
5
S0*
110
S1*
115
SA0
198
SA1
200
197
SCL
195
SDA
WE*
109
10V
C912
100nF
DQS*368DQS*4
129
DQS*5
146
DQS*6
167
DQS*7
186
DQS013DQS131DQS251DQS370DQS4
131
DQS5
148
DQS6
169
DQS7
188
ODT0
114
ODT1
119
RAS*
108
DQ55
176
DQ56
179
DQ57
181
DQ58
189
191
DQ59
DQ6
14
DQ60
180
DQ61
182
DQ62
192
DQ63
194
DQ716DQ823DQ9
25
DQS*011DQS*129DQS*2
49
DQ40
141
DQ41
143
DQ42
151
DQ43
153
140
DQ44
DQ45
142
DQ46
152
DQ47
154
DQ48
157
DQ49
159
DQ5
6
DQ50
173
DQ51
175
DQ52
158
DQ53
160
DQ54
174
DQ2673DQ27
75
DQ2862DQ29
64
19
DQ3
DQ3074DQ3176DQ32
123
DQ33
125
DQ34
135
DQ35
137
DQ36
124
DQ37
126
DQ38
134
DQ39
136
DQ4
4
DQ1137DQ1220DQ1322DQ14
36
38
DQ15
DQ1643DQ1745DQ1855DQ19
57
DQ2
17
DQ2044DQ2146DQ2256DQ2358DQ2461DQ25
63
CK0*32CK1
164
CK1*
166
CKE0
79
80
CKE1
DM010DM126DM252DM367DM4
130
DM5
147
DM6
170
DM7
185
DQ05DQ1
7
DQ10
35
A13
116
A1486A1584A16_BA2
85
100
A2
A399A498A597A694A792A893A9
91
BA0
107
BA1
106
CAS*
113
CK0
30
3709-001325
DDR2-SODIMM-200P-STD
DDR501-1
A0
102A1101
A10_AP
105
A1190A12
89
3
4
63
20
19
10
2
R372
22
21
14
56
R370
56
56
R36411R367
56
R373
7
8
55
56
59
60
39
R362
56
30
C3558
10V282200nF
nostuff
P0.9V
nostuff
100nF
C926
10V
nostuff
10V
C3574
100nF100nF
C3172
10V
56
R403
2200nF
C878
10V
444546
47
53
52
R366
R399
56
56
36
37
R400
56
0
1
35
29
5
6
7
56
56
R368
R363
56
56
R369
R401
56
56
R3983R402
VSS5340VSS54
138
VSS55
150
VSS56
162
VSS57
48
VSS6
184
VSS778VSS871VSS9
VSS39
77
VSS4
155
VSS4034VSS41
132
VSS42
144
VSS43
156
VSS44
168
VSS452VSS46
VSS47
3
15
VSS48
VSS49
27
12
VSS5
39
VSS50
VSS51
149
161
VSS52
28
VSS2466VSS25
127
VSS26
139
VSS27
128
VSS28
145
VSS29
183
VSS3
165
VSS30
171
VSS31
172
VSS32
177
VSS33
VSS34
187
178
VSS35
190
VSS36
VSS37
9
21
VSS38
33
VSS1
72
VSS10
121
VSS11
122
VSS12
196
VSS13
193
VSS148VSS15
18
VSS1624VSS17
VSS18
41
53
VSS19
VSS2
133
42
VSS2054VSS21
VSS22
59
65
VSS23
60
NC4
163
NCTEST
112
VDD1
103
VDD1088VDD11
104
VDD12
111
VDD2
117
VDD396VDD495VDD5
118
VDD6
VDD7
81
82
VDD887VDD9
VDDSPD
199
1
VREF
47
3709-001325
DDR2-SODIMM-200P-STD
DDR501-2
201
GND0
202
GND1
83
NC1
NC2
120
50
NC3
69 56
56
R40456R37156R406
R37456R395
100nF
C3175
10V
56
56
R405
R375
56
56
R407
R396
56
56
R397
R365
CLK1_MCLK0
CLK1_MCLK1
CLK1_MCLK0#
CLK1_MCLK1#
27
MEM1_AWE#
MEM1_ARAS#
MEM1_ACAS#
MEM1_ABS(1)
MEM1_ABS(0)
MEM1_ODT1
MEM1_ODT0
MEM1_CKE1
MEM1_CS1#
MEM1_CS0#
MEM1_CKE0
CLK1_MCLK0#
CLK1_MCLK1#
MCH3_EXTTS0#
MEM1_ABS(2)
MEM1_AMA(14:0)
MEM1_ABS(2)
MEM1_ADQS(7:0)
MEM1_CS1#
MEM1_ABS(0)
MEM1_ABS(1)
MEM1_AWE#
MEM1_ACAS#
MEM1_ARAS#
SMB3_CLK
SMB3_DATA
MEM3_CHA_SA0_MN
MEM3_CHA_SA1_MN
MEM1_ADQ(63:0)
MEM1_AMA(14:0)
MEM1_ADQS#(7:0)
MEM1_CKE0
MEM1_CKE1
CLK1_MCLK0
CLK1_MCLK1
MEM1_ADM(7:0)
MEM1_ODT0
MEM1_ODT1
MEM1_VREF
MEM1_CS0#
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
1/2
2/2
DRAW
MODULE CODECCHECK DEV. STEP
DDR SO-DIMM #1
PART NO.
TITLE
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EMC request
ELECTRONICS
Place near SO-DIMM1
REV
6719
BA41-01060A
March 10, 2009 07:55:21 AM
REV 1.0
PV
12/05/2008
KK.Bin
SH.Lee
WK.Yeo
EXCEPT AS AUTHORIZED BY SAMSUNG.
OF
PROPRIETARY INFORMATION THAT IS
PAGE
SAMSUNG PROPRIETARY
Place one cap close to every 2 pull-up resistors terminated to P0.9V
1
SAMSUNG ELECTRONICS CO’S PROPERTY.
LAST EDIT
SAMSUNG
DATE
THIS DOCUMENT CONTAINS CONFIDENTIAL
APPROVAL
18
52
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
SODIMM_DDR2 #2
SODIMM_DDR2
CANNES
39
2
4
10
0
51
33
0
5142
57
32
28
4
P0.9V
3
22
12
40
62
30
31
61
38
49
7
6171
0
45
44
0
10
63
2
43
6
8
1
56
5
16
7
4
2
7
29
10V
C935
2200nF
C923
10V
2200nF
10V
C867
100nF
14
nostuff
8
4
2200nF
10V
C3563
100nF
10V
C899
56
R342
7
5
6
1
34
24
10
3
53
41
23
46
6
3
R344
9
1
3
10K 1%
2
12
6
35
5
56
R339
1
42
56
R340
11
7
55
92713
8
14
36
9
6
25
48
P3.3V
56
R3193R337
56
56
R320
R338
56
R331
56
100nF
56
R321
10V 10V
C491
100nF
C492
R313
56
56
R314
R315
56
56
R332
100nF
nostuff
21
54
10V
C3424
4
5
3
26
19
60
37
4
0
nostuff
10V
C881
100nF100nF
C3597
10V10V
C898
100nF
10V
C904
100nF
0.012nF
C3917
50V
WE*
13
nostuff
31
DQS251DQS370DQS4
131
DQS5
148
DQS6
169
DQS7
188
ODT0
114
119
ODT1
108
RAS*
110
S0*
115
S1*
SA0
198
SA1
200
SCL
197
SDA
195
109
180
DQ61
182
DQ62
192
DQ63
194
DQ716DQ823DQ9
25
11
DQS*029DQS*149DQS*268DQS*3
129
DQS*4
146
DQS*5
167
DQS*6
186
DQS*7
DQS013DQS1
152
DQ47
154
DQ48
157
DQ49
159
DQ5
6
DQ50
173
DQ51
175
DQ52
158
160
DQ53
DQ54
174
DQ55
176
DQ56
179
DQ57
181
DQ58
189
DQ59
191
DQ6
14
DQ60
76
DQ32
123
DQ33
125
DQ34
135
DQ35
137
DQ36
124
DQ37
126
DQ38
134
136
DQ39
DQ4
4
DQ40
141
DQ41
143
DQ42
151
DQ43
153
DQ44
140
DQ45
142
DQ46
45
DQ1855DQ19
57
DQ2
17
DQ2044DQ2146DQ2256DQ23
58
61
DQ24
DQ2563DQ2673DQ2775DQ2862DQ29
64
DQ3
19
DQ3074DQ31
26
DM252DM367DM4
130
DM5
147
DM6
170
DM7
185
DQ0
5
7
DQ1
DQ1035DQ1137DQ1220DQ1322DQ1436DQ1538DQ1643DQ17
98A597A694A792A893
A9
91
BA0
107
BA1
106
113
CAS*
CK0
30
32
CK0*
CK1
164
166
CK1*
CKE079CKE1
80
DM010DM1
A0
102A1101
A10_AP
105
A11
90
89
A12
A13
116
A1486A15
84
85
A16_BA2
A2
100
A399A4
1
20
DDR500-1
3709-001327
DDR2-SODIMM-200P-RVS
2200nF
10V
C496
2200nF
10V
C493
nostuff
50V
C3920
0.012nF
0.012nF
C3919
50V
nostuff
5
R323
56
2
50
11
12
P1.8V_AUX
58
11
C3682
100nF
10V
100nF
C3819
10V
10K 1%
R345
R334
56
R335
56
56
R33656R318
10V
C928
100nF
10V
C3241
100nF
C887
10V
100nF
R324
56
56
R326
P1.8V_AUX
R343
56
15
7
56
R325
R34156R33356R317
56
100nF
C3622
10V
nostuff
nostuff
10V
C893
100nF
nostuff
100nF
C925
10V
150
VSS57
162
VSS6
48
184
VSS778VSS871VSS9
P3.3V
59
VSS41
132
VSS42
VSS43
144
156
VSS44
168
VSS452VSS463VSS4715VSS4827VSS49
12
VSS5
39
VSS50
149
VSS51
VSS52
161
VSS5328VSS5440VSS55
138
VSS56
VSS27
128
VSS28
VSS29
145
183
VSS3
165
VSS30
171
VSS31
172
VSS32
177
VSS33
187
VSS34
178
VSS35
190
VSS369VSS37
VSS38
21
33
VSS39
77
VSS4
155
VSS40
34
VSS12
196
VSS13
VSS14
193
8
VSS15
18
VSS1624VSS1741VSS1853VSS19
133
VSS2
42
VSS2054VSS2159VSS22
VSS23
65
60
VSS2466VSS25
127
VSS26
139
VDD1088VDD11
VDD12
104
111
VDD2
117
VDD396VDD495VDD5
118
VDD681VDD782VDD887VDD9
199
VDDSPD
1
VREF
47
VSS1
72
VSS10
121
VSS11
122
DDR500-2
3709-001327
DDR2-SODIMM-200P-RVS
GND0
201
GND1
202
83
NC1
120
NC2
NC350NC469NCTEST
163
112
VDD1
103
C3784
10V
P0.9V
0
100nF
C495
2200nF 2200nF
10V
220uF
EC11
2.5V
AD
nostuff
10V
C3427
100nF
C3591
10V
R322
56
56
R316
nostuff
50V
C3918
0.012nF
MEM1_BBS(2)
CLK1_MCLK2
CLK1_MCLK3#
CLK1_MCLK3
CLK1_MCLK2#
47
13
MEM1_CS2#
MEM1_CS3#
MEM1_CKE2
MEM1_CKE3
MEM1_ODT2
MEM1_ODT3
MEM1_BBS(0)
MEM1_BBS(1)
MEM1_BWE#
MEM1_BCAS#
MEM1_BRAS#
MEM1_VREF
MCH3_EXTTS1#
MEM1_BBS(2)
MEM1_BMA(14:0)
MEM1_BDQS(7:0)
MEM1_BWE#
MEM1_BCAS#
MEM1_BRAS#
SMB3_CLK
SMB3_DATA
MEM3_CHB_SA0_MN
MEM3_CHB_SA1_MN
MEM1_BDQ(63:0)
MEM1_BMA(14:0)
MEM1_BDQS#(7:0)
MEM1_CKE2
MEM1_CKE3
CLK1_MCLK2
CLK1_MCLK2#
CLK1_MCLK3
CLK1_MCLK3#
MEM1_BDM(7:0)
MEM1_ODT2
MEM1_ODT3
MEM1_CS2#
MEM1_CS3#
MEM1_BBS(0)
MEM1_BBS(1)
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-19
8-20
8. Block Diagram and Schematic
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
R720
Samsung
Confidential
1 / 5
IHDA LAN / GLAN RTCSATA
CPU LPCSATA
THIS DOCUMENT CONTAINS CONFIDENTIAL
PAGE
TITLE
3
C
Place PU resistor within 2" of 56ohm res.
DRAW
MODULE CODE
SAMSUNG ELECTRONICS CO’S PROPERTY.
Pull up
B
OF
VccSus1_05, VccSus1_5, VccCL1_5
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
3
C
4
A
SAMSUNG PROPRIETARY
2 1
REV
PROPRIETARY INFORMATION THAT IS
SAMSUNG
CHECK
1
For ESD
Internal VR Strap
INTVRMEN
Distance b/w the ICH9-M & cap on the "P" signal should be identical
VccLAN1_05, VccCL1_05
DEV. STEP
Place 56 ohm resistor within 2" of ICH9M
APPROVAL PART NO.
2
SATA Cap. Place ment :
ELECTRONICS
LAST EDIT
For RTC Reset
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
Angel type
A
For ESD
ICH_9M_B
WK.Yeo
SH.Lee
KK.Bin
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
20 67
CANNES
ICH9-M (1/5)
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
4
distance b/w the ICH9-M & cap on the "N" signal same pair.
B
D
DATE
C734
0.007nF
MDC
22
R740
R263
56
P1.05V
19-B4 9-D4
22
R726
25V
10nF
C748
R282
300K
1%
P3.3V
9-D4 19-B4
PRTC_BAT
25V
C746
10nF
R255
1M
0.015nF
C3268
50V
nostuff
22
R741
25V 10nF
C920
1%
R357
24.9
22
R751
19-B4
P1.05V
nostuff
9-D4
50V
C3892
0.1nF
C459
1000nF-X5R
0.007nF
C736
1%
20K
R257
50V
C3900
0.1nF
nostuff
25V
1
2
3
MNT1
MNT2
4
C930
10nF
10nF
C3197
25V
3711-000541
J21
HDR-2P-SMD
MDC
R750
22
P3.3V_MICOM
1%10K
R347
19-B49-D4
6.3V
1000nF-X5R
C473
25V10nF
C751
R254
1%
nostuff
20K
1 2
3
1K
R697
D519
BAT54C
1%
10K
R354
19-B39-D4
R269
54.9 1%
10M
R275
25V
C747
10nF
2801-003856
14
23
P1.5V
32.768KHz
Y501
MDC
22
R732
10nF
C755
2
25V
R696
24.9
19-B3 9-D4
1%
AG26
AE10
SATA5TXN
AF10
SATA5TXP
AG8
SATALED#
SATARBIAS
AH7
AJ7
SATARBIAS#
SATA_CLKN
AH18
SATA_CLKP
AJ18
AF24
SMI#
F20
SRTCRST#
AH27
STPCLK#
THRMTRIP#
SATA0TXP
AG17
SATA1RXN
AH13
SATA1RXP
AJ13
SATA1TXN
AG14
SATA1TXP
AF14
AH11
SATA4RXN
AJ11
SATA4RXP
AG12
SATA4TXN
AF12
SATA4TXP
AH9
SATA5RXN
AJ9
SATA5RXP
LDRQ0#
J1
LDRQ1#_GPIO23
NMI
AF23
AG27
PECI
L3
RCIN#
A25
RTCRST#
RTCX1
C23
RTCX2
C24
SATA0RXN
AJ16
SATA0RXP
AH16
SATA0TXN
AF17
C22
INTRUDER#
B22
INTVRMEN
LAN100_SLP
A22
C13
LAN_RTCSYNC
LAN_RXD0
F14
LAN_RXD1
G13
LAN_RXD2
D14
LAN_TXD0
D13
LAN_TXD1
D12
LAN_TXD2
E13
J3
HDA_DOCK_RS#_GPIO34
AE7
HDA_RST#
HDA_SDIN0
AF4
HDA_SDIN1
AG4
HDA_SDIN2
AH3
HDA_SDIN3
AE5
HDA_SDOUT
AG5
HDA_SYNC
AH4
AF25
IGNNE#
AE22
INIT#
INTR
AG25
K5
FWH1_LAD1
K4
FWH2_LAD2
L6
K2
FWH3_LAD3
K3
FWH4_LFRAME#
GLAN_CLK
E25
GLAN_COMPI
B28
GLAN_COMPO
B27
B10
GLAN_DOCK#_GPIO56
HDA_BIT_CLK
AF6
AG7
HDA_DOCK_EN#_GPIO33
AE8
N7
A20GATE
AJ27
A20M#
AD22
CPUPWRGD
AJ25
DPRSTP#
AE23
DPSLP#
AJ26
FERR#
FWH0_LAD0
0904-002378
NH82801IBM
U518-1
R253
0
nostuff
10000nF
C732
6.3V
25V 10nF
C3560
PRTC_BAT
1
10nF 25V
C744
R262
56
3
0
10K
1%
R384
56
R268
25V
C759
10nF
25V10nF
C750
C460
1000nF-X5R
6.3V
nostuff
R733
22
MDC
R727
22
CHP3_ME_RTCRST#
HDA3_MDC_SDI1
HDA3_AUD_SDI0
HDA3_MDC_SDO
HDA3_AUD_SDO
HDA3_MDC_BCLK
SAT1_ODD_TXP
SAT1_ODD_TXN
SAT1_ODD_RXN
SAT1_ODD_RXP
SAT1_HDD_TXP
SAT1_HDD_TXN
SAT1_HDD_RXN
SAT1_HDD_RXP
HDA3_BCLK_R_MN
HDA3_SYNC_R_MN
HDA3_RST#_R_MN
RTC1_BATT_MN
KBC3_CPURST#
P3.3V
SAT1_HDD_TXN_C_MN
SAT1_HDD_RXP_C_MN
SAT1_HDD_RXN_C_MN
CHP3_XTALOUT_MN
CHP3_XTALIN_MN
CHP3_RTCRST#
CPU1_NMI
CHP3_INTVRMEN_MN
CHP3_INTRUDER#
CPU1_INTR
CPU1_INIT#
CPU1_IGNNE#
HDA3_SDO_R_MN
CHP3_COMPIO_MN
LPC3_LFRAME#
CPU1_FERR#_R_MN
CPU1_DPSLP#
CPU1_DPRSTP#
CPU1_PWRGDCPU
CPU1_A20M#
KBC3_A20G
CLK1_SATA#
SAT1_ARBIAS_MN
CHP3_SATALED#
SAT1_ESATA_TXP_C_MN
SAT1_ESATA_TXN_C_MN
SAT1_ESATA_RXP_C_MN
SAT1_ESATA_RXN_C_MN
SAT1_ODD_TXP_C_MN
SAT1_ODD_TXN_C_MN
SAT1_ODD_RXP_C_MN
SAT1_ODD_RXN_C_MN
SAT1_HDD_TXP_C_MN
HDA3_AUD_SYNC
LPC3_LAD(3:0)
HDA3_AUD_RST#
HDA3_MDC_RST#
HDA3_MDC_SYNC
HDA3_AUD_BCLK
RTC1_BATT_R_MN
CHP3_INTRUDER#
CPU1_FERR#
KBC3_CPURST#
KBC3_A20G
SAT1_ESATA_TXP
SAT1_ESATA_TXN
SAT1_ESATA_RXN
SAT1_ESATA_RXP
CHP3_INTRUDER#_R_MN
CPU1_THRMTRIP#
CHP3_RTCRST#
CHP3_ME_RTCRST#
CPU1_THRMTRIP#_RR_MN
CPU1_STPCLK#
CPU1_SMI#
CLK1_SATA
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
Samsung
Confidential
Interrupt I/F
PCI - Express
SPI
2/5
PCI
PCI3_GNT0#
LPC
HIGH
SPI
LOW
PCI
APPROVAL
DATE
LAST EDIT
CHECK
Resistor for Test : Place Stuffing Option to minimize stubs
AC caps : PCIE need to be within 250mils of the driver
PROPRIETARY INFORMATION THAT IS
PAGE
1
SAMSUNG
SPI3_CS1#
REV
EXCEPT AS AUTHORIZED BY SAMSUNG.
TITLEDRAW
OF
LPC option ; These are used with LPC
HIGH
DEV. STEP
HIGH
THIS DOCUMENT CONTAINS CONFIDENTIAL
PART NO.
LOW
BIOS
ELECTRONICS
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
iTPM Disable
For ESD
MODULE CODE
SAMSUNG ELECTRONICS CO’S PROPERTY.
WK.Yeo
SH.Lee
KK.Bin
undefined
12/05/2008
PV
REV 1.0
March 10, 2009 07:55:21 AM
BA41-01060A
21 67
CANNES
ICH_9M_B
ICH9-M (2/5)
D:/users/mobile20/mentor/cannes/PV1/Backup/cannes_PV_090309
Boot BIOS Select
HIGH
SAMSUNG PROPRIETARY
100nF
C461
10V
P3.3V_AUX
10K
R390
P3.3V
P3.3V
nostuff
1%
R761
10K
10K
R352
10K
10K
R359
1%
R267
12.1
R353
100nF 10V
C468
R391
10K
R389
10K
5
+
-
3
1
2
4
nostuff
U519
7SZ08
10K
R378
10V
C465
100nF
R718
0
10K
R361
P3.3V
P3.3V
R266
1K
1%
nostuff
0.1nF
C3893
50V
nostuff
12.1
R272
1%
10K
R360
10V
C462
100nF
R278
12.1
10K
R358
1%
10K
R351
10K
R385
R265
10K
P3.3V
10K
R377
100nF
C467
10V
R720
1%
SPI_CS1#_GPIO58_CLGPIO6
E23
SPI_MISO
D25
SPI_MOSI
A4
STOP#
F5
TRDY#
100K
C2
PLOCK#
C14
PLTRST#
R2
PME#
F1
REQ0#
B6
REQ1#_GPI050
F13
REQ2#_GPIO52
E6
REQ3#_GPIO54
J4
SERR#
D23
SPI_CLK
D24
SPI_CS0#
F23
PETP4
H26
F26
PETP5
D26
PETP6_GLAN_TXP
J5
PIRQA#E1PIRQB#J6PIRQC#C4PIRQD#
H4
PIRQE#_GPIO2
K6
PIRQF#_GPIO3
F2
PIRQG#_GPIO4
PIRQH#_GPIO5
G2
PERP6_GLAN_RXP
E4
PERR#
P27
PETN1
PETN2
M27
PETN3
K27
PETN4
H27
F27
PETN5
D27
PETN6_GLAN_TXN
PETP1
P26
PETP2
M26
K26
PETP3
N29
PERN2
L29
PERN3
J29
PERN4
G29
E29
PERN5
C29
PERN6_GLAN_RXN
PERP1
N28
PERP2
L28
PERP3
J28
PERP4
G28
E28
PERP5
C28
C6
DEVSEL#
D7
FRAME#
G4
GNT0#
A7
GNT1#_GPIO51
F12
GNT2#_GPIO53
F6
GNT3#_GPIO55
D3
IRDY#
PAR
E3
D4
PCICLK
R1
PCIRST#
PERN1
H3
AD4E9AD5
C9
E10
AD6
AD7B7AD8C7AD9
C5 D8
C_BE0#B4C_BE1#D6C_BE2#
C_BE3#
A5
C3
AD22
F3
F4
AD23
AD24
C1
G7
AD25
AD26H7AD27D1AD28G5AD29
H6
AD3
E12
AD30G1AD31
AD12
F11
AD13E7AD14A3AD15D2AD16
F10
AD17D5AD18
D10
AD19
B3
D9
AD2
AD20F7AD21
U518-2
NH82801IBM
D11
AD0
AD1
C8
AD10
G11
F8
AD11
0904-002378
1%
R376
10V
100nF
C466
1K
R380
10K
10V
P3.3V
C464
10V
C463
100nF
100nF
10K
R382
R762
0
nostuff
PEX1_MINITXN2_C_MN
PEX1_MINITXP2_C_MN
PEX1_MINITXN2
PEX1_MINITXP2
CHP3_PIRGD#_MN
CHP3_PIRGC#_MN
CHP3_PIRGB#_MN
CHP3_PIRGA#_MN
PCI3_IRDY#_MN
SPI3_MISO
SPI3_CS0#_R_MN
FFS3_INT_R_MN
FFS3_INT
SPI3_MOSI_R_MN
PLT3_RST#
SPI3_CS1#_R_MN
SPI3_CLK_R_MN
PEX1_GLAN_TXP4
PEX1_GLAN_TXP4_C_MN
PEX1_GLAN_TXN4
PEX1_GLAN_TXN4__C_MN
PEX1_GLAN_RXP4
PEX1_GLAN_RXN4
PCI3_STOP#_MN
PCI3_EDVSEL#_MN
PCI3_PCLK#_MN
PCI3_SERR#_MN
PCI3_TRDY#_MN
PCI3_FRAME#_MN
PCI3_PCIRST#_MN
PCI3_GNT0#_MN
SPI3_MOSI
SPI3_CS0#
SPI3_CLK
PEX1_MINIRXN2
PEX1_MINIRXP2
CHP3_SERIRQ
PCI3_CLKRUN#
PLT3_RST_ORG#
PEX1_EXPCARDTXP3
PEX1_EXPCARDTXN3
PEX1_EXPCARDTXP3_C_MN
PEX1_EXPCARDTXN3_C_MN
PEX1_EXPCARDRXP3
PEX1_EXPCARDRXN3
PEX1_MINITXP1
PEX1_MINITXN1
PEX1_MINITXP1_C_MN
PEX1_MINITXN1_C_MN
PEX1_MINIRXP1
PEX1_MINIRXN1
PLT3_RST_ORG#
CLK3_PCLKICH
PCI3_REQ0#_MN
PCI3_PERR#_MN
- This Document can not be used without Samsung's authorization -
8. Block Diagram and Schematic
R720
8-21
Loading...
+ 47 hidden pages