This LSI is mounted with stereo 16bit D/A Converter and suitable for higher sound quality and miniaturization of cellular
phone with music play. BU7893GU has a 3D surround enhancement function and hence can play the wide-spreading
stereo sound from stereo speakers that are arranged nearby.
●Features
1) Mounted with Stereo 16bit audio D/A converter
2) Compatible with Stereo analogue interface
3) Stereo headphone amplifier (16Ω)
4) Low-band corrective circuit in headphone amplifier
5) Volume that can adjust the gain
6) Flexible mixing function
●Applications
Portable information & communication equipments such as cellular phone and PDA (Personal Digital Assistant) etc.
Cellular phone with music play
●Line up matrix
Function BU7858KN BU7893GU
No.10087EAT03
Stereo audio D/A converter 16bit 16bit
16bit Right justified
Stereo audio interface format
3D surround enhancement function No Yes
3 band equalizer No Yes
Stereo headphone amplifier 16Ω driver 16Ω driver
Line output (600Ω driver) Yes No
Headphone amplifier low-band correction function Built-in Built-in
Unless otherwise specified, Ta=25℃, DVDD_CORE=1.8V, DVDD_IO=1.8V, AVDD=2.8V, Digital input terminal is fixed
with DVDD_IO “L” or “H” level, The gain settings of the audio paths are all 0dB, and no signal
※1 : They also contain interactive terminals that are set output state.
※2 : They also contain interactive terminals that are set input state.
※3 : Please connect 100pF coupling capacitor and input 0.5V
(In address 15h CLKSEL1=0, CLKSEL0=1)
※4 : At interactive terminals of input state or three-state terminals of output-disable state
All output
terminal
All output
terminal
All input
terminal
All input
terminal
All input
terminal
All input
terminal
Hi-Z
terminal
※
※
※
3
※
Vild2 -0.3
※
3
※
Vihd2
※
※
3
※
Iihd2 -1 1 µA
※
Vold 0 0.30 V Iol=+0.8mA
1
Vohd
1
Vild1 -0.3 DVSS+0.5 V
2
Vihd1
2
Iild -1 1 µA
2
Iihd1 -1 1 µA
2
Iozd -10 10 µA
4
DVDD_IO
-0.30
DVDD_IO
or more when you input through coupling capacitor.
16bit audio D/A converter equipped with this series can be used with the following audio format.
【BU7858KN】
1) MSB first 16bit data (Right justified)
LRCLK(fs)
Lch
Rch
BCLK(64fs)
SDTI
0 1 2 15 14 13 12 114 3 2 0 1 Don’t Care Don’t Care
15
14
1112 13
4
0 1 2 3
15:MSB, 0:LSB
2) MSB first 18bit data (Right justified)
LRCLK(fs)
Lch
Rch
BCLK(64fs)
17
SDTI
0 1 2 17 16 15 14 114 3 2 0 1 Don’t Care Don’t Care
16
1114 15
4
0 1 2 3
17:MSB, 0:LSB
3) IIS mode 18bit data (Left justified)
LRCK(fs)
Lch
Rch
BCLK(64fs)
SDTI
Care
17 16 Don’t
4
2
3
Don’t Care
0 1
17
16
17:MSB, 0:LSB
4
3
0
2
1
Don’t Care
17 16
4) IIS mode 16bit data (BCLK=32fs)
LRCLK(fs)
Lch
Rch
BCLK(32fs)
15
14
12
13
SDTI
2
11
15:MSB, 0:LSB
0 1 2 3 6 7 8 9 10 0 1
0
2 3 6 7 8 9 10 15 14 13 12 11
15
1
14 13
Fig.28 AUDIO I/F FORMAT (BU7858KN)
BU7858KN is provided with a mode that generates MCLK (Master Clock) by using the built-in PLL, so it is possible to make
a D/A converter operate even if the clocks are only BCLK (64fs/32fs), LRCLK (fs).
The PLL generates MCLK (Master Clock), which is necessary for driving of D/A converter, from BCLK (Bit Clock).
Please connect a capacitor (PLLC) for the filter with DVSS. Moreover, please place the capacitor nearest DVSS of IC in
order to reduce the noise interference.
Then it is possible to monitor the master clock that is generated internally from MCLKO, which is after all the monitor
terminal, and hence does not guarantee drivability and phase-margin.
Please tie the MCLKI terminal to DVSS when PLL is used. And please tie the PLLC terminal to DVSS when PLL is not used.
Moreover, it is not necessary to set the “PLLPDN” and “SMPR” when PLL is not used.
Even under the circumstances of adjacent arrangement of stereo speakers, the wide-spreading acoustic effect can be
achieved because of the output resulting from the digital audio input to which the 3D surround effect has been applied.
Moreover, the stereo sound at the time of audio recording can also be played truly. Please tell us about the parameter
setting when you use this function.
●Low-band corrective circuit
In the headphone output terminals (HP_L, HP_R or HPOL, HPOR), there is a low-band corrective circuit, which corrects the
low-band attenuation.
Low-band cut-off frequency fC= 1/(2・π・CL・RL)
Low-band boost frequency fBOOST = 1/(2・π・CCHPx・200kΩ)
Boost gain ABOOST = 20・log((200 kΩ+1/(2・π・f・CCHPx))/100 kΩ) (the maximum low-band boost is 6dB)
For parameter setting, determine the output coupling capacitance CL and the headphone impedance R
before calculating
L
the low-band cut-off frequency fC. Then determine CCHPx so that the low-band cut-off frequency fC is roughly in
agreement with the low-band boost frequency fBOOST.
The recommended parameter setting of BU7858KN and BU7893GU is CCHPx = 6800pF at the time of CL = 100µF and
RL = 16Ω.
The frequency characteristic (theorical value) when the recommended constants are used is shown below.
10
5
0
-5
-10
-15
Gai n [ dB]
-20
-25
-30
-35
-40
110100100010000100000
mplifier output
fter correction
Before correction
Fre quen cy [Hz]
Fig.31 Low-band corrective circuit Frequency characteristic
●CPU Interface
BU7858KN and BU7893GU can be controlled by using CPU interface.
【BU7858KN】
NCS
SCLK
SDATA
tcs
tds
A7
A6
tdh
A5
A4
tcyc
A3
A2
A1
A0
D7
D6 D5
D4 D3
D2 D1
tch
D0
Fig.32 CPU I/F Timing Chart 1 (BU7858KN)
After the falling edge of NCS, SDATA inputs are settled by 16 clock of SCLK, and data is written in the rising edge of NCS.
The data format is “16bit right justified”.
CPU interface is that 1Byte=16bit. It is absolutely necessary to insert the interval of NCS=”H” between first Byte and
Second Byte because it is not compatible with continuous data transmission. For the following th, please wait the time more
than 1 SCLK Clock. (th≧tcyc)
NCS
th
SCLK
SDATA
Fig.33 CPU I/F Timing Chart 2 (BU7858KN)
・AC Characteristics
Ta =2 5℃, AVDD=DVDD=3.0V
Parameter Symbol
SCLK Width
SDATA Input Hold Time
SDATA Input Set-up Time
NCS Set-up Time
NCS Hold Time
*It is recommended to use exclusive lines for CPU interface.
SIO: Time from SCLK falling edge
SO : Time from SCLK rising edge
2010.09 - Rev.
A
BU7858KN,BU7893GU
Technical Note
●I2C Interface
【BU7893GU】
In the BU7893GU, the LSI can be controlled by using I
The device’s address (slave address) is "1100011(63h)". It is based on the Philips I
2
C interface.
2
C-BUS V2.1’s fast-mode, the
maximum transfer rate of a bit is 400kbps.
A7 A6 A5 A4 A3 A2 A1W/R
1 1 0 0 0 1 1 0/1
I2C Slave addresses
・Bit Transfer
A data is transferred during the HIGH period of the clock . The data on the SIO line must be stable during this period.
The HIGH or LOW state of the data line can only change when the clock signal on the SCLK line is LOW. When SCL is
H and SDA changes, the START conditions or the STOP condition is generated, and it is interpreted as the control signal.
SIO
SCLK
SIO is stable.
Valid Data
SIO is possible
to change
・START & STOP Conditions
When SIO and SCLK are “H”, there is no data transfer performed on the I
2
C bus. A HIGH to LOW transition on the SIO
line while SCLK is HIGH is one such unique case. This situation indicates a START condition (S).
A LOW to HIGH transition on the SIO line while SCLK is HIGH defines a STOP condition (P).
SIO
SCL
START conditions
SP
STOP conditions
The consecutive START and STOP conditions are acceptable.
・Acknowledge
After START condition, 8 bits of data is transferred at a time. The transmitter releases the SIO line, and the receiver
returns the Acknowledge signal by assuming SIO to be “L”.
The write protocol is shown below. The register address is transferred in a byte after the slave address and write
command are transferred. The third byte writes the data into the internal register that is indicated by the second byte.
After that, the register address is incremented on automatically (when the register address is between 00h and 16h).
However, when the register address reaches 16h, the register address does not change with the next byte transfer, rather,
it accesses the same register address (16h). The register address is incremented after transfer completion.
It reads from the next byte after writing the slave address and R/W bit. The read register is the following address
accessed at the end. After that, the data of the address incremented is read out. The register addresses are
incremented after transfer completion.
After specifying an internal address, it reads by generating resending start conditions and changing the direction of data
transfer. Afterwards, data from incremented addresses is read. The register addresses are incremented after transfer
completion. Compound writing is possible by writing R/W=0 after resending start condition.
5 A3 HPOL OHeadphone Amplifier Output L-ch Pull-down AVDD H
6 A2 HPOR O Headphone Amplifier Output R-ch Pull-down AVDD H
7 B4 CCL I
8 B1 CCR I
9 A5 SPOL O L-ch Line Output for Speaker Pull-down AVDD H
10 B5 SPOR OR-ch Line Output for Speaker Pull-down AVDD H
Pin Name I/OPin Function
No.
Low-band Correction Capacito
for Headphone Amplifier L-ch
Low-band Correction Capacitor
for Headphone Amplifier R-ch
Terminal
Conditions
at Reset
Pull-down AVDD I
Pull-down AVDD I
Technical Note
Power
Equivalent
Circuit
Diagram
11 D5 COMOUT OAnalog Reference Voltage Output Hi-Z AVDD J
12 B6 COMIN IAnalog Reference Voltage Input Hi-Z AVDD K
13 A4 CPOP I/O
14 C5 CSTEP I/O
15 E2 PLLC I/O
16 E4 DVDD_CORE -Digital Core Power Supply - DVDD_CORE -
17 F3 DVDD_IO -Digital IO Power Supply - DVDD_IO -
18 B3 DVSS -Digital Ground -
19 F2 CLKI I
20 B2 RSTB IReset Input L: Reset - DVDD_IO A
21 E1 CSB I
22 C1 SCLK ICPU Interface Clock - DVDD_IO A
23 D1 SIO I/O
24 C2 SO I/O
25 E5 SDI IAudio DAC Digital Data Input Hi-Z DVDD_IO C
Capacitor Connection Terminal
for Pop Noise Reduction
Capacitor Connection Terminal
for Noise Reduction during Volume Change
Capacitor Connection Terminal
for PLL Loop Filter
PLL Reference Clock Input
(19.2/19.68/19.8 MHz)
CPU Interface Select Pin
(L :CPU I/F DVDD_IO : I
CPU Interface Data Input/Output
(at Reset Input)
CPU Interface Data Output
(connected to DVSS when not in use)
2
C I/F)
Hi-Z AVDD L
Hi-Z AVDD L
- AVDD L
DVDD_IO,
DVDD_CORE
- DVDD_IO D
- DVDD_IO B
Hi-Z DVDD_IO F
Hi-Z DVDD_IO E
-
26 F4 BCLK I/O Audio DAC Bit Clock (Input State at Reset) Hi-Z DVDD_IO E
27 F5 LRCLK I/O Audio DAC LR Clock (Input State at Reset) Hi-Z DVDD_IO E
28 D2 MCLK I/O Audio DAC Master Clock (Input State at reset )Hi-Z DVDD_IO E
29 F6 TEST1 I
30 F1 TEST2 I
31 A1 TEST3 I/O Test Pin (released during normal operation) - DVDD_IO E
32 A6 TEST4 ITest Pin (released during normal operation) - AVDD -
After powering up and canceling reset, set paths according to the sequence shown as below:
(1) Start up reference voltage
Start up the reference voltage in the REF_PWR register (00h).
To start up the VREF block fast, set the REF_ON bit (bit-0) and BST_ON bit (bit-1) to "1" simultaneously. After
starting up the reference voltage startup, set just the BST_ON bit (bit-1) to "0".
(2) Start up Audio DAC
When using Audio DAC
(2-1) Enable PLL block clock input and start up PLL
Start up the power supply of the PLL and enable clock input to the PLL in the PLL_PWR register (16h).
Set REF1_ON (bit-1) and PLL_ON (bit-0) to "1" simultaneously.
(2-2) Caution concerning interim between starting up PLL block and starting up Audio DAC block
After starting up the power supply of the PLL in the PLL_PWR register (16h), wait 10 msec before starting up the
Audio DAC.
(2-3) Start up Audio DAC block
Start up the power supply of the Audio DAC in the DAC SET4 register (13h).
Set DAC_ON (bit-5) and DAC_RSTB (Bit-4) to "1".
(2-4) Set 3D surround and Equalyzer parameter
Please tell us about the parameter setting when you use this function.
(3) Start up analog input amplifier to use
Start up the power supply of the input amplifier and input volume in the IAMP_PWR register (01h).
(4) Set input volume
Set the input volume in the IVR_1 register (09h).
(5) Set mixing path
Make mixing path settings in the MIX1 register (02h), MIX2 register (03h), MIX3 register (04h), and MIX4 register (05h).
(6) Set startup noise reduction sequence
Set the sequence time in the POP_TM register (07h).
(7) Set click noise reduction sequence
Set the sequence time in the OVR_TM register (0Ah).
(8) Set output path
Enable the relevant output path in the PATH_CNT register (06h).
(9) Set output volume
Set output volume values =0x18(-48dB) in the OVR_1 register (0Bh).
(10) Ramp up output driver amplifier
Ramp up the output driver amplifier in the DRV_PWR register (08h).
(11) Caution concerning interim between ramping up output driver amplifier and canceling mute
After setting the DRV_PWR register (08h), wait the sequence time set in the POP_TM register (07h) before canceling
mute.
(12) Cancel mute
Cancel mute state of the output driver amplifier in the DRV_MT register (0Ch).
(13) Caution concerning interim between canceling mute and setting output volume
After setting the DRV_MT register (0Ch), wait the sequence time that is set in the OVR_TM register (0Ah) before
subsequently setting output volume.
(14) Set output volume
Set output volume values in the OVR_1 register (0Bh).
Put the output driver amplifier in a mute state by setting the DRV_MT register (0Ch).
(2) Caution concerning interim between setting mute and ramping down output driver amplifier
After setting the DRV_MT register (0Ch), wait the sequence time that is set in the OVR_TM register (0Ah) before
subsequently ramping down the output driver amplifier.
(3) Ramp down output driver amplifier
Ramp down the output driver amplifier by setting the DRV_PWR register (08h).
Ramp up output driver amplifier in the DRV_PWR register (08h)
After ramping down output driver at (3), wait the sequence time that is set in the POP_TM register (07h) before
subsequently ramping up.
(7) Caution concerning interim between ramping up output driver amplifier and canceling mute
After setting the DRV_PWR register (08h) at (6), wait the sequence time that is set in the POP_TM register (07h)
before subsequently canceling mute.
(8) Cancel mute
Cancel output mute in the DRV_MT register (0Ch).
Power-Down Sequence
(1) Set output volume
Set output volume values =0x18(-48dB) in the OVR_1 register (0Bh).
(2) Caution concerning interim between setting output volume and setting mute
After setting the OVR_1 register (0Bh), wait the sequence time that is set in the DRV_MT register (0Ch) before
subsequently setting mute.
(3) Put the output driver amplifier in a mute state by using the DRV_MT register (0Ch).
(4) Caution concerning interim between setting mute and ramping down output driver amplifier
After setting the DRV_MT register (0Ch), wait the sequence time that is set in the OVR_TM register (0Ah) before
subsequently ramping down the output driver amplifier.
(5) Ramp down output driver amplifier
Ramp down the output driver amplifier in the DRV_PWR register (08h).
(6) Power down AUDIO DAC
When using AUDIO DAC
(6-1) Power down AUDIO DAC block
Power down the AUDIO DAC according to the DAC SET4 register (13h).
Set DAC_ON (bit-5) and DAC_RSTB (Bit-4) to "0".
(6-2) Mask clock input and power down PLL block
Power down the PLL and mask clock input to the PLL according to the PLL_PWR register (16h).
Set REF_ON (bit-1) and PLL_ON (bit-0) to "0" simultaneously.
An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can
break down the devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If
any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical
safety measures including the use of fuses, etc.
2) Operating conditions
These conditions represent a range within which characteristics can be provided approximately as expected. The
electrical characteristics are guaranteed under the conditions of each parameter.
3) Reverse connection of power supply connector
The reverse connection of power supply connector can break down ICs. Take protective measures against the
breakdown due to the reverse connection, such as mounting an external diode between the power supply and the IC’s
power supply terminal.
4) Power supply line
Design PCB pattern to provide low impedance for the wiring between the power supply and the GND lines. In this regard,
for the digital block power supply and the analog block power supply, even though these power supplies has the same
level of potential, separate the power supply pattern for the digital block from that for the analog block, thus suppressing
the diffraction of digital noises to the analog block power supply resulting from impedance common to the wiring patterns.
For the GND line, give consideration to design the patterns in a similar manner.
Furthermore, for all power supply terminals to ICs, mount a capacitor between the power supply and the GND terminal.
At the same time, in order to use an electrolytic capacitor, thoroughly check to be sure the characteristics of the capacitor
to be used present no problem including the occurrence of capacity dropout at a low temperature, thus determining the
constant.
5) GND voltage
Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state.
Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric
transient.
6) Short circuit between terminals and erroneous mounting
In order mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs, Erroneous mounting can
break down the ICs. Furthermore, if a shout circuit occurs due to foreign matters entering between terminals or between
the terminal and the power supply or the GND terminal, the ICs can break down.
7) Operation in a strong electromagnetic field
Be noted that using ICs in the strong electromagnetic field can malfunction them.
8) Inspection with set PCB
On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress.
Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set
PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the
jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In
addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention
to the transportation and the storage of the set PCB.
9) Input terminals
In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the
parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the
input terminal. Therefore, pay thorough attention not to handle the input terminals, such as to apply to the input terminals
a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage
to the input terminals when no power supply voltage is applied to the IC. In addition, even if the power supply voltage is
applied, apply to the input terminals, a voltage lower than the power supply voltage or within the guaranteed value of
electrical characteristics.
10) Ground wiring pattern
If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND
pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that
resistance to the wiring pattern and voltage fluctuations due to a large curr
small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.
11) External capacitor
In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a
degradation in the normal capacitance due to DC bias and changes in the capacitance due to temperature, etc.
12) No Connecting input terminals
In terms of extremely high impedance of CMOS gate, to open the input terminals causes unstable state. And unstable
state brings the inside gate voltage of p-channel or n-channel transistor into active. As a result, battery current may
increase. And unstable state can also causes unexpected operation of IC. So unless otherwise specified, input terminals
not being used should be connected to the power supply or GND line.
No copying or reproduction of this document, in par t or in whole, is permitted without the
consent of ROHM Co.,Ltd.
The content specied herein is subject to change for improvement without notice.
The content specied herein is for the purpose of introducing ROHM's products (hereinafter
"Products"). If you wish to use any such Product, please be sure to refer to the specications,
which can be obtained from ROHM upon request.
Examples of application circuits, circuit constants and any other information contained herein
illustrate the standard usage and operations of the Products. The peripheral conditions must
be taken into account when designing circuits for mass production.
Great care was taken in ensuring the accuracy of the information specied in this document.
However, should you incur any damage arising from any inaccuracy or misprint of such
information, ROHM shall bear no responsibility for such damage.
The technical information specied herein is intended only to show the typical functions of and
examples of application circuits for the Products. ROHM does not grant you, explicitly or
implicitly, any license to use or exercise intellectual property or other rights held by ROHM and
other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the
use of such technical information.
Notice
The Products specied in this document are intended to be used with general-use electronic
equipment or devices (such as audio visual equipment, ofce-automation equipment, communication devices, electronic appliances and amusement devices).
The Products specied in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a
Product may fail or malfunction for a variety of reasons.
Please be sure to implement in your equipment using the Products safety measures to guard
against the possibility of physical injury, re or any other damage caused in the event of the
failure of any Product, such as derating, redundancy, re control and fail-safe designs. ROHM
shall bear no responsibility whatsoever for your use of any Product outside of the prescribed
scope or not in accordance with the instruction manual.
The Products are not designed or manufactured to be used with any equipment, device or
system which requires an extremely high level of reliability the failure or malfunction of which
may result in a direct threat to human life or create a risk of human injur y (such as a medical
instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any
of the Products for the above special purposes. If a Product is intended to be used for any
such special purpose, please contact a ROHM sales representative before purchasing.
If you intend to export or ship overseas any Product or technology specied herein that may
be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to
obtain a license or permit under the Law.
Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.