These Clock Generators incorporates compact package compared to oscillators, which provides the generation of
high-frequency CCD, USB, VIDEO clocks necessary for digital still cameras and digital video cameras.
●Features
1) SEL pin allowing for the selection of frequencies
2) Selection of OE pin enabling Power-down function
3) Crystal-oscillator-level clock precision with high C/N characteristics and low jitter
4) Micro miniature HVSOF6 Package incorporated
5) Single power supply of 3.3 V
●Applications
Digital Still Camera, Digital Video Camera, and others
Power-down function Provided Provided Provided Provided Provided Provided
Operating current (Typ.) 10mA 11mA 11mA 12mA 10mA 12mA
Package HVSOF6 HVSOF6 HVSOF6 HVSOF6 HVSOF6 HVSOF6
●Absolute Maximum Ratings(Ta=25℃)
Parameter Symbol Ratings Unit
Supply voltage VDD -0.3 ~ 4.0 V
Input voltage VIN -0.3 ~ VDD+0.3 V
Storage temperature range Tstg -30 ~ 125 ℃
Power dissipation Pd 410 mW
*1 Operating is not guaranteed.
*2 In the case of exceeding Ta = 25℃, 4.1mW should be reduced per 1℃.
*3 The radiation-resistance design is not carried out.
*4 Power dissipation is measured when the IC is mounted to the printed circuit board.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Consumption current 1 IDD1 - 10 15 mA OE=H, at no load
Consumption current 2 IDD2 - 1 1.3 mA OE=L
Output frequency - 54.0000- MHzIN*264/35/4
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 50 - psec※1
Period-Jitter MIN-MAX PJsABS - 300 - psec※2
Period of transition time required for the
Rise time tr - 2.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 2.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 1 msec ※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 28.6363MHz, the output frequency will be as listed above.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Consumption current 1 IDD1 - 11 16 mAPD=H, at no load
Consumption current 2 IDD2 - - 5 µA PD=L
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 35 - psec※1
Long-Term-Jitter
MIN-MAX
LTJsABS - 0.9 1.5 nsec
MIN-MAX of long-term jitter
(100 µsec from trigger)
Period of transition time required for the
Rise time tr - 2.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 2.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 1 msec ※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 48.0000MHz, the output frequency will be as listed above.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Consumption current 1 IDD1 - 11 16 mAPD=H, at no load
Consumption current 2 IDD2 - - 5 mAPD=L
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 45 - psec※1
Long-Term-Jitter
MIN-MAX
LTJsABS - 0.9 1.5 nsec
MIN-MAX of long-term jitter
(100 µsec from trigger)
Period of transition time required for the
Rise time tr - 2.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 2.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 1 msec ※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 48.0000MHz, the output frequency will be as listed above.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Pull-down resistance Rpd 25 50 100 KΩPull-down resistance on input pin
Consumption current 1 IDD1 - 10 15 mA54MHz output, at no load
Consumption current 2 IDD2 - 12 18 mA67.5MHz output, at no load
Standby current IDDst - - 1 µA OE=L
Output frequency
CLK_54 - 54.0000 - MHzSEL=L, IN*48/6/4
CLK_67.5 - 67.5000- MHzSEL=H, IN*60/6/4
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 50 - psec※1
Period-Jitter MIN-MAX PJsABS - 300 - psec※2
Period of transition time required for the
Rise time tr - 1.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 1.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 200 µsec※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 27.0000MHz, the output frequency will be as listed above.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Pull-down resistance Rpd 25 50 100 kΩPull-down resistance on input pin
Consumption current 1 IDD - 10 13.5 mA49.5MHz output, at no load
Consumption current 2 IDD2 - 9.5 13.0 mA36.0MHz output, at no load
Standby current IDDst - - 1 µA OE=L
Output frequency
CLK_49.5 - 49.5000- MHzSEL=L, IN*66/6/6
CLK_36 - 36.0000 - MHzSEL=H, IN*64/6/8
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 50 - psec※1
Period-Jitter MIN-MAX PJsABS - 300 - psec※2
Period of transition time required for the
Rise time tr - 2.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 2.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 200 µsec※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 27.0000MHz, the output frequency will be as listed above.
Output H voltage VOH 2.8 - - V IOH=-4.0mA
Output L voltage VOL - - 0.5 V IOL=4.0mA
Pull-down resistance Rpd 25 50 100 kΩPull-down resistance on input pin
Consumption current 1 IDD1 - 11 15 mAOE=H, SEL=L, at no load
Consumption current 2 IDD2 - 12 16.5 mAOE=H, SEL=H, at no load
Standby current IDDst - - 1 µA OE=L
The following parameters represent design guaranteed performance.
Duty Duty 45 50 55 % Measured at a voltage of 1/2 of VDD
Period-Jitter 1σ PJsSD - 50 - psec※1
Period-Jitter MIN-MAX PJsABS - 300 - psec※2
Period of transition time required for the
Rise time tr - 1.5 - nsec
output to reach 80% from 20% of VDD.
Provided with 15pF output load.
Period of transition time required for the
Fall time tf - 1.5 - nsec
output to reach 20% from 80% of VDD.
Provided with 15pF output load.
Output Lock time tLOCK - - 200 µsec※3
Note) The output frequency is determined by the arithmetic (frequency division) expression of a frequency input to IN.
If the input frequency is set to 27.0000MHz, the output frequency will be as listed above.
Common to BU3071HFV, BU3072HFV, BU3073HFV, BU3076HFV, BU7322HFV, BU7325HFV
※1 Period-Jitter 1σ This parameter represents standard deviation (=1σ) on cycle distribution data at the time when the output clock cycles are sampled 1000 times
consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.
※2 Period-Jitter MIN-MAX
This parameter represents a maximum distribution width on cycle distribution data at the time when the output clock cycles are sampled 1000 times
consecutively with the TDS7104 Digital Phosphor Oscilloscope of Tektronix Japan, Ltd.
※3 Output Lock Time
This parameter represents elapsed time after power supply turns ON to reach a voltage of 3.0 V, after the system is switched from Power-Down state to
normal operation state, or after the output frequency is switched, until it is stabilized at a specified frequency, respectively.